RTL8201BL

REALTEK SINGLE CHIP

SINGLE PORT 10/100M
FAST ETHERNET PHYCEIVER
RTL8201BL
1. Features........................................................................... 2 7.1 MII and Management Interface............................... 14
2. General Description ....................................................... 2 7.1.1 Data Transition ................................................ 14
3. Block Diagram................................................................ 3 7.1.2 Serial Management.......................................... 14
4. Pin Assignments ............................................................. 4 7.2 Auto-negotiation and Parallel Detection ................. 15
5. Pin Description ............................................................... 5 7.3 Flow control support ............................................... 16
5.1 100 Mbps MII & PCS Interface ................................ 5 7.4 Hardware Configuration and Auto-negotiation................. 16
5.2 SNI (Serial Network Interface): 10Mbps only .......... 5 7.5 LED and PHY Address Configuration.................... 17
5.3 Clock Interface .......................................................... 6 7.6 Serial Network Interface ......................................... 17
5.4 100Mbps Network Interface...................................... 6 7.7 Power Down, Link Down, Power Saving, and Isolation Modes... 18
5.5 Device Configuration Interface ................................. 6 7.8 Media Interface ....................................................... 18
5.6 LED Interface/PHY Address Config......................... 7 7.8.1 100Base TX..................................................... 18
5.7 Reset and other pins .................................................. 7 7.8.2 100Base-FX Fiber Mode Operation ................ 18
5.8 Power and Ground pins ............................................. 7 7.8.3 10Base Tx/Rx .................................................. 19
6. Register Descriptions ..................................................... 8 7.9 Repeater Mode Operation ....................................... 19
6.1 Register 0 Basic Mode Control Register ................... 8 7.10 Reset, and Transmit Bias(RTSET) ........................ 19
6.2 Register 1 Basic Mode Status Register ..................... 9 7.11 3.3V power supply and voltage conversion circuit 19
6.3. Register 2 PHY Identifier Register 1 ....................... 9 7.12 Far End Fault Indication (FEFI)............................ 20
6.4. Register 3 PHY Identifier Register 2 ....................... 9 8. Electrical Characteristics ............................................ 21
6.5. Register 4 Auto-negotiation Advertisement 8.1 D.C. Characteristics ................................................ 21
Register(ANAR) ........................................................... 10 8.1.1. Absolute Maximum Ratings........................... 21
6.6 Register 5 Auto-Negotiation Link Partner Ability 8.1.2. Operating Conditions ..................................... 21
Register(ANLPAR) ....................................................... 10 8.1.3. Power Dissipation........................................... 21
6.7 Register 6 Auto-negotiation Expansion 8.1.4 Supply Voltage: Vcc ........................................ 21
Register(ANER)............................................................ 11 8.2 A.C. Characteristics ................................................ 22
6.8 Register 16 Nway Setup Register(NSR) ................. 11 8.2.1 MII Timing of Transmission Cycle ................. 22
6.9 Register 17 Loopback, Bypass, Receiver Error Mask 8.2.2 MII Timing of Reception Cycle ...................... 23
Register(LBREMR) ...................................................... 12 8.2.3 SNI Timing of Transmission Cycle ................. 24
6.10 Register 18 RX_ER Counter(REC)....................... 12 8.2.4 SNI Timing of Reception Cycle ...................... 25
6.11 Register 19 10Mbps Network Interface Configuration Register... 12 8.2.5 MDC/MDIO timing......................................... 26
6.12 Register 20 PHY 1_1 Register .............................. 13 8.2.6 Transmission Without Collision ...................... 26
6.13 Register 21 PHY 1_2 Register .............................. 13 8.2.7 Reception Without Error ................................. 26
6.14 Register 22 PHY 2 Register .................................. 13 8.3 Crystal and Transformer Specifications .................. 27
6.15 Register 23 Twister_1 Register ............................. 13 8.3.1 Crystal Specifications...................................... 27
6.16 Register 24 Twister_2 Register ............................. 13 8.3.2 Transformer Specifications.............................. 27
6.17 Register 25 Test Register....................................... 13 9. Mechanical Dimensions............................................... 28
7. Functional Description ................................................ 14 10. Revision History......................................................... 29

2002-03-29 1 Rev.1.2
 RTL8201BL

1. Features
The Realtek RTL8201BL is a Fast Ethernet Phyceiver with selectable MII or SNI interface to the MAC chip. It provides the
following features:

Supports MII/7-wire SNI (Serial Network Supports repeater mode

Interface) interface Speed/duplex/auto negotiation adjustable
Supports 10/100Mbps operation 3.3V operation with 5V IO signal tolerance
Supports half/full duplex operation Low operation power consumption and only need
Support of twisted pair or Fiber mode output single supply 3.3V
IEEE 802.3/802.3u compliant Adaptive Equalization
Supports IEEE 802.3u clause 28 auto negotiation 25MHz crystal/oscillator as clock source
Supports power down mode Multiple network status LED support
Supports operation under Link Down Power Flow control ability support to co-work with
Saving mode MAC (by MDC/MDIO)
Supports Base Line Winder (BLW) compensation 48 pin LQFP package

2. General Description
The RTL8201BL is a single-port Phyceiver with an MII (Media Independent Interface)/SNI(Serial Network Interface). It
implements all 10/100M Ethernet Physical-layer functions including the Physical Coding Sublayer (PCS), Physical Medium
Attachment (PMA), Twisted Pair Physical Medium Dependent Sublayer (TP-PMD), 10Base-Tx Encoder/Decoder and Twisted
Pair Media Access Unit (TPMAU). A PECL interface is supported to connect with an external 100Base-FX fiber optical
transceiver. The chip is fabricated with an advanced CMOS process to meet low voltage and low power requirements.
The RTL8201BL can be used as a Network Interface Adapter, MAU, CNR, ACR, Ethernet Hub, Ethernet Switch. Additionally,
it can be used in any embedded system with an Ethernet MAC that needs a twisted pair physical connection or fiber PECL
interface to external 100Base-FX optical transceiver module.

2002-03-29 2 Rev.1.2
 RTL8201BL

3. Block Diagram
100M

5B 4B Data
Descrambler
RXD
MII
Decoder Alignment RXC 25M
Interface 10/100
half/full
Switch TXD
4B 5B
SNI Logic Encoder
Scrambler
TXC 25M
Interface

10/100M Auto-negotiation
Control Logic
Link pulse

10M
TXC10
TXD10 Manchester coded 10M Output waveform
waveform shaping

RXC10
RXD10 Data Recovery Receive low pass filter

TXC 25M Parrallel TD+ 3 Level TXO+

TXD to Serial Driver TXO -
Variable Current

Baseline Peak
wander Detect
Correction

MLT-3 3 Level Adaptive RXIN+

to NRZI Comparator Equalizer RXIN-

RXC 25M Serial to ck Slave Master

RXD Parrallel data PLL PPL
Control
Voltage

25M

2002-03-29 3 Rev.1.2
 RTL8201BL

4. Pin Assignments

32. PWFBOUT
36. AVDD33

31. TPRX+

28. RTSET
34. TPTX+

30. TPRX-
33. TPTX-
35. AGND

29. AGND

26. M DIO

25. M DC
27. NC
24. RXER
37. ANE
/FXEN

38. DUPLEX 23. CRS

39. SPEED 22. RXDV

40. RPTR
21. RXD0

41. LDPS 20. RXD1

42. RESETB 19. RXD2

43. ISOLATE

44. M II/SNIB
RTL8201BL 18. RXD3

/RTT3 17. DGND

45. DGND 16. RXC

15. LED4/
46. X1 PH YAD4

47. X2 14. DVDD33

13. LED3/
48. DVDD33 PH YAD3
PHYAD1

PHYAD2
PHYAD0
8. PWFBIN

11. DGND
10. LED1/

12. LED2/
9. LED0/
2. TXEN

3. TXD3

4. TXD2

5. TXD1

6. TXD0
1. COL

7. TXC

2002-03-29 4 Rev.1.2
 RTL8201BL

5. Pin Description
LI: Latched Input in power up or reset I/O: Bi-directional input and output
I: Input O: Output
P: Power

5.1 100 Mbps MII & PCS Interface

Symbol Type Pin No. Description
TXC O 7 Transmit Clock: This pin provides a continuous clock as a timing reference
for TXD[3:0] and TXEN.
TXEN I 2 Transmit Enable: The input signal indicates the presence of a valid nibble
data on TXD[3:0].
TXD[3:0] I 3, 4, 5, 6 Transmit Data: MAC will source TXD[0..3] synchronous with TXC when
TXEN is asserted.
RXC O 16 Receive Clock: This pin provides a continuous clock reference for RXDV
and RXD[0..3] signals. RXC is 25MHz in the 100Mbps mode and 2.5Mhz in
the 10Mbps mode.
COL O 1 Collision Detected: COL is asserted high when a collision is detected on the media.
CRS O 23 Carrier Sense: This pin’s signal is asserted high if the media is not in IDEL state.
RXDV O 22 Receive Data Valid: This pin’s signal is asserted high when received data is
present on the RXD[3:0] lines; the signal is deasserted at the end of the
packet. The signal is valid on the rising of the RXC.
RXD[3:0] O 18, 19, 20, 21 Receive Data: These are the four parallel receive data lines aligned on the
nibble boundaries driven synchronously to the RXC for reception by the
external physical unit (PHY).
RXER/ O/LI 24 Receive error: if any 5B decode error occurs, such as invalid J/K, T/R,
invalid symbol, this pin will go high.
FXEN Fiber/UTP Enable: During power on reset, this pin status is latched to
determine at which media mode to operate:
1: Fiber mode
0: UTP mode
An internal weak pull low resistor, sets this to the default of UTP mode. It is
possible to use an external 5.1KΩ pull high resistor to enable fiber mode.
After power on, the pin operates as the Receive Error pin.
MDC I 25 Management Data Clock: This pin provides a clock synchronous to MDIO,
which may be asynchronous to the transmit TXC and receive RXC clocks.
The clock rate can be up to 2.5MHz.
MDIO I/O 26 Management Data Input/Output: This pin provides the bi-directional
signal used to transfer management information.

5.2 SNI (Serial Network Interface): 10Mbps only

Symbol Type Pin No. Description
COL O 1 Collision Detect
RXD0 O 21 Received Serial Data
CRS O 23 Carrier Sense
RXC O 16 Receive Clock: Resolved from received data
TXD0 I 6 Transmit Serial Data
TXC O 7 Transmit Clock: Generate by PHY
TXEN I 2 Transmit Enable: For MAC to indicate transmit operation

2002-03-29 5 Rev.1.2
 RTL8201BL

5.3 Clock Interface

Symbol Type Pin No. Description
X2 O 47 25MHz Crystal Output: This pin provides the 25MHz crystal output. It
must be left open when X1 is driven with an external 25MHz oscillator.
X1 I 46 25MHz Crystal Input: This pin provides the 25MHz crystal input. If a
25MHz oscillator is used, connect X1 to the oscillator’s output. Refer to
section 8.3 to obtain clock source specifications.

5.4 100Mbps Network Interface

Symbol Type Pin No. Description
TPTX+ O 34 Transmit Output: Differential pair shared by 100Base-TX, 100Base-FX and
TPTX- O 33 10Base-T modes. When configured as 100Base-TX, output is an MLT-3
encoded waveform. When configured as 100Base-FX, the output is
pseudo-ECL level.
RTSET I 28 Transmit Bias Resistor Connection: This pin should be pulled to GND by
a 5.9KΩ (1%) resistor to define driving current for transmit DAC. The
resistance value may be changed, depending on experimental results of the
RTL8201BL.
TPRX+ I 31 Receive Input: Differential pair shared by 100Base-TX, 100Base-FX, and
TPRX- I 30 10Base-T modes.

5.5 Device Configuration Interface

Symbol Type Pin No. Description
ISOLATE I 43 Set high to isolate the RTL8201BL from the MAC. This will also isolate the
MDC/MDIO management interface. In this mode, the power consumption is
minimum. This pin can be directly connected to GND or VCC.
RPTR I 40 Set high to put the RTL8201BL into repeater mode. This pin can be directly
connected to GND or VCC.
SPEED LI 39 This pin is latched to input during a power on or reset condition. Set high to
put the RTL8201BL into 100Mbps operation. This pin can be directly connected
to GND or VCC.
DUPLEX LI 38 This pin is latched to input during a power on or reset condition. Set high to
enable full duplex. This pin can be directly connected to GND or VCC.
ANE LI 37 This pin is latched to input during a power on or reset condition. Set high to
enable Auto-negotiation mode, set low to force mode. This pin can be directly
connected to GND or VCC.
LDPS I 41 Set high to put the RTL8201BL into LDPS mode. This pin can be directly
connected to GND or VCC. Refer to Section 7.7 for more information.
MII/SNIB/ LI/O 44 This pin is latched to input during a power on or reset condition. Pull high to
RTT3(test) set the RTL8201BL into MII mode operation. Set low for SNI mode. This pin
can be directly connected to GND or VCC. In test mode, this pin is an output pin and
redefined as RTT3

2002-03-29 6 Rev.1.2
 RTL8201BL

5.6 LED Interface/PHY Address Config

These five pins are latched into the RTL8201BL during power up reset to configure PHY address [0:4] used for MII
management register interface. And then, in normal operation after initial reset, they are used as driving pins for status
indication LED. The driving polarity, active low or active high, is determined by each latched status of the PHY address [4:0]
during power-up reset. If latched status is High then it will be active low, and if latched status is Low then it will be active high.
Refer to Section 7.5 for more information.
Symbol Type Pin No. Description
PHYAD0/ LI/O 9 PHY Address [0]
LED0 Link LED: Active when linked.
PAD1/ LI/O 10 PHY Address [1]
LED1 Full Duplex LED: Active when in Full Duplex operation.
PHYAD2/ LI/O 12 PHY Address [2]
LED2 Link 10/ACT LED: Active when linked in 10Base-T mode, and blinking
when transmitting or receiving data.
PHYAD3/ LI/O 13 PHY Address [3]
LED3 Link 100/ACT LED: Active when linked in 100Base-TX and blinking
when transmitting or receiving data.
PHYAD4/ LI/O 15 PHY Address [4]
LED4 Collision LED: Active when collisions occur.

5.7 Reset and other pins

Symbol Type Pin No. Description
RESETB I 42 RESETB: Set low to reset the chip. For a complete reset function, this pin
must be asserted low for at least 10ms.
PWFBOUT O 32 Power Feedback Output: Be sure to connect a 22uF tantalum capacitor for
frequency compensation and a 0.1uF capacitor for noise de-coupling. Then
connect this pin through a ferrite bead to PWFBIN(pin8). The connection
method is figured in section 7.11.
PWFBIN I 8 Power Feedback Input: see the description of PWFBOUT.
NC 27 Not connection

5.8 Power and Ground pins

Symbol Type Pin No. Description
AVDD33 P 36 3.3V Analog power input: 3.3V power supply for analog circuit; should be
well decoupled.
AGND P 29,35 Analog Ground: Should be connected to a larger GND plane
DVDD33 P 14,48 3.3V Digital Power input: 3.3V power supply for digital circuit.
DGND P 11,17,45 Digital Ground: Should be connected to a larger GND plane.

2002-03-29 7 Rev.1.2
 RTL8201BL

6. Register Descriptions
This section will describe definitions and usage for each of the registers available in the RTL8201BL.

6.1 Register 0 Basic Mode Control Register

Address Name Description/Usage Default/Attribute
0:<15> Reset This bit sets the status and control registers of the 0, RW
PHY in a default state. This bit is self-clearing.
1 = software reset
0 = normal operation
0:<14> Loopback This bit enables loopback of transmit data nibbles 0, RW
TXD<3:0> to the receive data path.
1 = enable loopback
0 = normal operation
0:<13> Spd_Set This bit sets the network speed. 1, RW
1 = 100Mbps
0 = 10Mbps
When 100Base-FX mode is enabled, this bit=1 and is
read only.
0:<12> Auto This bit enables/disables the Nway auto-negotiation 1, RW
Negotiation function.
Enable 1 = enable auto-negotiation; bits 0:<13> and 0:<8>
will be ignored.
0 = disable auto-negotiation; bits 0:<13> and 0:<8>
will determine the link speed and the data transfer
mode, respectively.
When 100Base-FX mode is enabled, this bit=0 and is
read only.
0:<11> Power Down This bit turns down the power of the PHY chip 0, RW
including internal crystal oscillator circuit. The MDC,
MDIO is still alive for accessing the MAC.
1 = power down
0 = normal operation
0:<10> Reserved
0:<9> Restart Auto This bits allows the Nway auto-negotiation function 0, RW
Negotiation to be reset.
1 = re-start auto-negotiation
0 = normal operation
0:<8> Duplex Mode This bit sets the duplex mode if auto negotiation is 1, RW
disabled (bit 0:<12>=0)
1 = full duplex
0 = half duplex
After completing auto negotiation, this bit will reflect
the duplex status.(1: Full duplex, 0: Half duplex)
When 100Base-FX mode is enabled, this bit can be
set through the MDC/MDIO SMI interface or
DUPLEX pin.
0:<7:0> Reserved

2002-03-29 8 Rev.1.2
 RTL8201BL

6.2 Register 1 Basic Mode Status Register

Address Name Description/Usage Default/Attribute
1:<15> 100Base-T4 1 = enable 100Base-T4 support 0, RO
0 = suppress 100Base-T4 support
1:<14> 100Base_TX_ 1 = enable 100Base-TX full duplex support 1, RO
FD 0 = suppress 100Base-TX full duplex support
1:<13> 100BASE_TX_ 1 = enable 100Base-TX half duplex support 1, RO
HD 0 = suppress 100Base-TX half duplex support
1:<12> 10Base_T_FD 1 = enable 10Base-T full duplex support 1, RO
0 = suppress 10Base-T full duplex support
1:<11> 10_Base_T_HD 1 = enable 10Base-T half duplex support 1, RO
0 = suppress 10Base-T half duplex support
1:<10:7> Reserved
1:<6> MF Preamble The RTL8201BL will accept management frames 1, RO
Suppression with preamble suppressed. The RTL8201BL accepts
management frames without preamble. A Minimum
of 32 preamble bits are required for the first SMI
read/write transaction after reset. One idle bit is
required between any two management transactions
as per IEEE802.3u specifications
1:<5> Auto 1 = auto-negotiation process completed 0, RO
Negotiation 0 = auto-negotiation process not completed
Complete
1:<4> Remote Fault 1 = remote fault condition detected (cleared on read) 0, RO
0 = no remote fault condition detected
When in 100Base-FX mode, this bit means an
in-band signal Far-End-Fault is detected. Refer to
Section 7.11.
1:<3> Auto 1 = Link had not been experienced fail state 1, RO
Negotiation 0 = Link had been experienced fail state
1:<2> Link Status 1 = valid link established 0, RO
0 = no valid link established
1:<1> Jabber Detect 1 = jabber condition detected 0, RO
0 = no jabber condition detected
1:<0> Extended 1 = extended register capability 1, RO
Capability 0 = basic register capability only

6.3. Register 2 PHY Identifier Register 1

Address Name Description/Usage Default/Attribute
2:<15;0> PHYID1 PHY identifier ID for software recognize 0000, RO
RTL8201BL

6.4. Register 3 PHY Identifier Register 2

Address Name Description/Usage Default/Attribute
3:<15;0> PHYID2 PHY identifier ID for software recognize RTL8201 8201, RO

2002-03-29 9 Rev.1.2
 RTL8201BL

6.5. Register 4 Auto-negotiation Advertisement Register(ANAR)

This register contains the advertised abilities of this device as they will be transmitted to its link partner during
Auto-negotiation.
Address Name Description/Usage Default/Attribute
4:<15> NP Next Page bit. 0, RO
0 = transmitting the primary capability data page
1 = transmitting the protocol specific data page
4:<14> ACK 1 = acknowledge reception of link partner capability 0, RO
data word
0 = do not acknowledge reception
4:<13> RF 1 = advertise remote fault detection capability 0, RW
0 = do not advertise remote fault detection capability
4:<12:11> Reserved
4:<10> Pause 1 = flow control is supported by local node 0, RW
0 = flow control is NOT supported by local node
4:<9> T4 1 = 100Base-T4 is supported by local node 0, RO
0 = 100Base-T4 not supported by local node
4:<8> TXFD 1 = 100Base-TX full duplex is supported by local node 1, RW
0 = 100Base-TX full duplex not supported by local node
4:<7> TX 1 = 100Base-TX is supported by local node 1, RW
0 = 100Base-TX not supported by local node
4:<6> 10FD 1 = 10Base-T full duplex supported by local node 1, RW
0 = 10Base-T full duplex not supported by local node
4:<5> 10 1 = 10Base-T is supported by local node 1, RW
0 = 10Base-T not supported by local node
4:<4:0> Selector Binary encoded selector supported by this node. <00001>, RW
Currently only CSMA/CD <00001> is specified. No
other protocols are supported.

6.6 Register 5 Auto-Negotiation Link Partner Ability

Register(ANLPAR)
This register contains the advertised abilities of the Link Partner as received during Auto-negotiation. The content changes
after the successful Auto-negotiation if Next-pages are supported.
Address Name Description/Usage Default/Attribute
5:<15> NP Next Page bit. 0, RO
0 = transmitting the primary capability data page
1 = transmitting the protocol specific data page
5:<14> ACK 1 = link partner acknowledges reception of local 0, RO
node’s capability data word
0 = no acknowledgement
5:<13> RF 1 = link partner is indicating a remote fault 0, RO
0 = link partner does not indicate a remote fault
5:<12:11> Reserved
5:<10> Pause 1 = flow control is supported by Link partner 0, RO
0 = flow control is NOT supported by Link partner
5:<9> T4 1 = 100Base-T4 is supported by link partner 0, RO
0 = 100Base-T4 not supported by link partner
5:<8> TXFD 1 = 100Base-TX full duplex is supported by link partner 0, RO
0 = 100Base-TX full duplex not supported by link partner

2002-03-29 10 Rev.1.2
 RTL8201BL

5:<7> 100BASE-TX 1 = 100Base-TX is supported by link partner 1, RO

0 = 100Base-TX not supported by link partner
This bit will also be set after the link in 100Base is
established by parallel detection.
5:<6> 10FD 1 = 10Base-T full duplex is supported by link partner 0, RO
0 = 10Base-T full duplex not supported by link partner
5:<5> 10Base-T 1 = 10Base-T is supported by link partner 0, RO
0 = 10Base-T not supported by link partner
This bit will also be set after the link in 10Base is
established by parallel detection.
5:<4:0> Selector Link Partner’s binary encoded node selector <00000>, RO
Currently only CSMA/CD <00001> is specified

6.7 Register 6 Auto-negotiation Expansion Register(ANER)

This register contains additional status for NWay auto-negotiation.
Address Name Description/Usage Default/Attribute
6:<15:5> ReservedThis bit is always set to 0.
6:<4> MLF Status indicating if a multiple link fault has occurred. 0, RO
1 = fault occurred
0 = no fault occurred
6:<3> LP_NP_ABLE Status indicating if the link partner supports Next 0, RO
Page negotiation.
1 = supported
0 = not supported
6:<2> NP_ABLE This bit indicates if the local node is able to send 0, RO
additional Next Pages.
6:<1> PAGE_RX This bit is set when a new Link Code Word Page has 0, RO
been received. It is automatically cleared when the
auto-negotiation link partner’s ability register
(register 5) is read by management.
6:<0> LP_NW_ABLE 1 = link partner supports Nway auto-negotiation. 0, RO

6.8 Register 16 Nway Setup Register(NSR)

Address Name Description/Usage Default/Attribute
16:<15:12> Reserved
16:<11> ENNWLE 1 = LED4 Pin indicates linkpulse 0, RW
16:<10> Testfun 1 = Auto-neg speeds up internal timer 0, RW
16:<9> NWLPBK 1 = set Nway to loopback mode. 0, RW
16:<8;3> Reserved
16:<2> FLAGABD 1 = Auto-neg experienced ability detect state 0, RO
16:<1> FLAGPDF 1 = Auto-neg experienced parallel detection fault state 0, RO
16:<0> FLAGLSC 1 = Auto-neg experienced link status check state 0, RO

2002-03-29 11 Rev.1.2
 RTL8201BL

6.9 Register 17 Loopback, Bypass, Receiver Error Mask

Register(LBREMR)
Address Name Description/Usage Default/Attribute
17:<15> RPTR Set to 1 to put the RTL8201BL into repeater mode 0, RW
17:<14> BP_4B5B Assertion of this bit allows bypassing of the 4B/5B & 0, RW
5B/4B encoder.
17:<13> BP_SCR Assertion of this bit allows bypassing of the 0, RW
scrambler/descrambler.
17:<12> LDPS Set to 1 to enable Link Down Power Saving mode 0, RW
17:<11> AnalogOFF Set to 1 to power down analog function of transmitter 0, RW
and receiver.
17:<10> DetectLength Detect length OK indication. Assert low to indicate 0, RO
detect length OK.
17:<9:8> LB<1:0> LB<1:0> are register bits for loopback control as <0, 0>, RW
defined below:
1) 0 0 for normal mode;
2) 0 1 for PHY loopback;
3) 1 0 for twister loopback
17:<7> F_Link_100 Used to logic force good link in 100Mbps for 1, RW
diagnostic purposes.
17:<6:5> Reserved
17:<4> CODE_err Assertion of this bit causes a code error detection to 0, RW
be reported.
17:<3> PME_err Assertion of this bit causes a pre-mature end error 0, RW
detection to be reported.
17:<2> LINK_err Assertion of this bit causes a link error detection to be 0, RW
reported.
17:<1> PKT_err Assertion of this bit causes a detection of packet 0, RW
errors due to 722 ms time-out to be reported.
17:<0> RWPara Parameter access enable, set 1 to access register 0, RW
20~24

6.10 Register 18 RX_ER Counter(REC)

Address Name Description/Usage Default/Attribute
18:<15:0> RXERCNT This 16-bit counter increments by 1 for each valid H’[0000],
packet received. RW

6.11 Register 19 10Mbps Network Interface Configuration Register

Address Name Description/Usage Default/Attribute
19:<15:6> Reserved
19:<5> LD This bit is the active low TPI link disable signal. 1, RW
When low TPIstilltransmit link pulses and TPI stays
in good link state.
19:<4:2> Reserved
19:<1> HBEN Heart beat enable 1, RW
19:<0> JBEN 1 = enable jabber function 1, RW
0 = disable jabber function

2002-03-29 12 Rev.1.2
 RTL8201BL

6.12 Register 20 PHY 1_1 Register

Address Name Description/Usage Default/Attribute
20:<15:0> PHY1_1 PHY 1 register (functions as RTL8139C<78>) R/W

6.13 Register 21 PHY 1_2 Register

Address Name Description/Usage Default/Attribute
21:<15:0> PHY1_2 PHY 1 register (functions as RTL8139C<78>) R/W

6.14 Register 22 PHY 2 Register

Address Name Description/Usage Default/Attribute
22<15:8> PHY2_76 PHY2 register for cable length test (functions as RO
RTL8139C<76>)
22:<7:0> PHY2_80 PHY2 register for PLL select (functions as R/W
RTL8139C<80>)

6.15 Register 23 Twister_1 Register

Address Name Description/Usage Default/Attribute
23:<15:0> TW_1 Twister register (functions as RTL8139C<7c>) R/W

6.16 Register 24 Twister_2 Register

Address Name Description/Usage Default/Attribute
24:<15:0> TW_2 Twister register (functions as RTL8139C<7c>) R/W

6.17 Register 25 Test Register

Address Name Description/Usage Default/ Attribute
25<15:14> Test Reserved for internal testing R/W
25<13> Reserved
25:<12:8> PHYAD[4:0] Reflects the PHY address defined by external PHY RO
address configuration pins
25<7:2> Test Reserved for internal testing RO
25<1> LINK10 1: Link established in 10Base OK RO
0: No link established in 10Base
25<0> LINK100 1: Link established in 100Base OK RO
0: No link established in 100Base

2002-03-29 13 Rev.1.2
 RTL8201BL

7. Functional Description
The RTL8201BL Phyceiver is a physical layer device that integrates 10Base-T and 100Base-TX functions and some extra
power manage features into a 48 pin single chip which is used in 10/100 Fast Ethernet applications. This device supports the
following functions:

MII interface with MDC/MDIO SMI management interface to communicate with MAC
IEEE 802.3u clause 28 Auto-Negotiation ability
Flow control ability support to cooperate with MAC
Speed, duplex, auto-negotiation ability configurable by hard wire or MDC/MDIO.
Flexible LED configuration.
7-wire SNI(Serial Network Interface) support, works only on 10Mbps mode.
Power Down mode support
4B/5B transform
Scrambling/De-scrambling
NRZ to NRZI, NRZI to MLT3
Manchester Encode and Decode for 10 BaseT operation
Clock and Data recovery
Adaptive Equalization
Far End Fault Indication (FEFI) in fiber mode

7.1 MII and Management Interface

7.1.1 Data Transition
To set the RTL8201BL for MII mode operation, pull MII/SNIB pin high and properly set the ANE, SPEED, and DUPLEX pins.

The MII (Media Independent Interface) is an 18-signal interface which is described in IEEE 802.3u supplying a standard
interface between PHY and MAC layer. This interface operates in two frequencies – 25Mhz and 2.5Mhz to support
100Mbps/10Mbps bandwidth for both the transmit and receive function. While transmitting packets, the MAC will first assert
the TXEN signal and change byte data into 4 bits nibble and pass to the PHY by TXD[0..3]. PHY will sample TXD[0..]
synchronously with TXC — the transmit clock signal supplied by PHY – during the interval TXEN is asserted. While
receiving a packet, the PHY will assert the RXEN signal, pass the received nibble data RXD[0..3] clocked by RXC, which is
recovered from the received data. CRS and COL signals are used for collision detection and handling.

In 100Base-TX mode, when decoded signal in 5B is not IDLE, the CRS signal will assert and when 5B is recognized as IDLE
it will be de-asserted. In 10Base-T mode, CRS will assert when the 10M preamble been confirmed and will be de-asserted
when the IDLE pattern been confirmed.

The RXDV signal will be asserted when decoded 5B are /J/K/and will be deasserted if the 5B are /T/R/or IDLE in 100Mbps
mode. In 10Mbps mode, the RXDV signal is the same as the CRS signal.

The RXER (Receive Error) signal will be asserted if any 5B decode errors occur such as invalid J/K, T/R, invalid symbol, this
pin will go high for one or more clock period to indicate to the reconciliation sublayer that an error was detected somewhere in
the frame.

The RTL8201BL does not use the TXER signal and will not affect the transmit function.

7.1.2 Serial Management

The MAC layer device can use the MDC/MDIO management interface to control a maximum of 31 RTL8201BL devices,
configured with different PHY addresses (00001b to 11111b). During a hardware reset, the logic levels of pins 9,10,12,13,15
are latched into the RTL8201BL to be set as the PHY address for serial management interface communication. Setting the
PHY address to 00000b will put the RTL8201BL into power down mode. The read and write frame structure for the

2002-03-29 14 Rev.1.2
 RTL8201BL

management interface follows.

Write Cycle

Read Cycle

Preamble 32 contiguous logic '1's sent by the MAC on MDIO along with 32 corresponding cycles on MDC. This
provides synchronization for the PHY.
ST Start of Frame. Indicated by a 01 pattern.
OP Operation code. Read = 10. Write = 01.
PHYAD PHY Address. Up to 31 PHYs can be connected to one MAC. This 5 bit field selects which PHY the frame is
directed to.
REGAD Register Address. This is a 5 bit field that selects which one of the 32 registers of the PHY this operation refers to.
TA Turnaround. This is a two bit time spacing between the register address and the data field of a frame to avoid
contention during a read transaction. For a read transaction, both the STA and the PHY shall remain in a
high-impedance state for the first bit time of the turnaround. The PHY shall drive a zero bit during the second
bit time of the turnaround of a read transaction.
DATA Data. These are the 16 bits of Data.
IDLE Idle Condition, not actually part of the management frame. This is a high impedance state. Electrically, the
PHY's pull-up resistor will pull the MDIO line to a logic one.

7.2 Auto-negotiation and Parallel Detection

The RTL8201BL supports IEEE 802.3u clause 28 Auto-negotiation operation which can cooperate with other transceivers
supporting auto-negotiation. By this mechanism, the RTL8201BL can auto detect the link partner’s ability and determine the
highest speed/duplex configuration and transmit/receive in this configuration. If the link partner does not support
Auto-negotiation, then the RTL8201BL will enable half duplex mode and enter parallel detection. The RTL8201BL will
default to transmit FLP and wait for the link partner to respond. If the RTL8201BL receives FPL, then the auto-negotiation
process will go on. If it receives NLP, then the RTL8201BL will change to 10Mbps and half duplex mode. If it receives a
100Mbps IDLE pattern, it will change to 100Mbps and half duplex mode.

To enable the auto-negotiation mode operation on the RTL8201BL, just pull the ANE pin high. And the SPEED pin and
DUPLEX pin will set the ability content of auto-negotiation register. The auto-negotiation mode can be externally disabled by
pulling the ANE pin low. In this case, the SPEED pin and DUX pin will change the media configuration of the RTL8201BL.

Below is a list for all configurations of the ANE/SPEED/DUPLEX pins and their operation in Fiber or UTP mode.
Select Medium type and interface mode to MAC
FX MII/SNIB Operation mode
(pin 24) (pin 44)
L H UTP mode and MII interface
L L UTP mode and SNI interface
H X Fiber mode and MII interface

2002-03-29 15 Rev.1.2
 RTL8201BL

UTP mode and MII interface

ANE SPEED DUPLEX Operation
(Pin 37) (Pin 39) (Pin 38)
Auto-negotiation enable, the ability field does not support 100Mbps and full duplex
H L L
mode operation
H L H Auto-negotiation enable, the ability field does not support 100Mbps operation
H H L Auto-negotiation enable, the ability field does not support full duplex mode operation
Default setup, auto-negotiation enable, the RTL8201BL will support 10BaseT
H H H
/100BaseTX, half/full duplex mode operation
L L L Auto-negotiation disable, force the RTL8201BL into 10BaseT and half duplex mode
L L H Auto-negotiation disable, force the RTL8201BL into 10BaseT and full duplex mode
L H L Auto-negotiation disable, force the RTL8201BL into 100BaseTX and half duplex mode
L H H Auto-negotiation disable, force the RTL8201BL into 100BaseTX and full duplex mode

UTP mode and SNI interface

SNI interface to MAC. It only works in 10Base-T when the SNI interface is enabled.
ANE SPEED DUPLEX Operation
(Pin 37) (Pin 39) (Pin 38)
X X L The duplex pin is pulled low to support the 10Base-T half duplex function.10Base-T
half duplex is the specified default mode in the SNI interface.
X X H The RTL8201BL also supports full duplex in SNI mode. The duplex pin is pulled high
to support 10Base-T full duplex function.

Fiber mode and MII interface

The RTL8201BL only supports 100Base-FX when Fiber mode is enabled. Ignore ANE and Speed hardwire configuration.
ANE SPEED DUPLEX Operation
(Pin 37) (Pin 39) (Pin 38)
X X H The duplex pin is pulled high to support 100Base-FX full duplex function.
X X L The duplex pin is pulled low to support 100Base-FX half duplex function.

7.3 Flow control support

The RTL8201BL supports flow control indications. The MAC can program the MII register to indicate to the PHY that flow
control is supported. When MAC supports the Flow Control mechanism, setting bit 10 of the ANAR register by MDC/MDIO
SMI interface, then the RTL8201BL will add the ability to its N-Way ability. If the Link partner also supports Flow Control,
then the RTL8201BL can recognize the Link partner’s N-Way ability by examining bit 10 of ANLPAR (register 5).

7.4 Hardware Configuration and Auto-negotiation

This section describes methods to configure the RTL8201BL and set the auto-negotiation mode. This list will show the various
pins and their setting to provide the desired result.
1) Isolate pin: Set high to isolate the RTL8201BL from the MAC. This will also isolate the MDC/MDIO management
interface. In this mode, power consumption is minimum. Please refer to the section covering Isolation mode and Power
Down mode.

2) RPTR pin: Pull high to set the RTL8201BL into repeater mode. This pin is pulled low by default. Please refer to the
section covering Repeater mode operation.

3) LDPS pin: Pull high to set the RTL8201BL into LDPS mode. This pin is pulled low by default. Please refer to the section
covering Power Down mode and Link Down Power Saving.

2002-03-29 16 Rev.1.2
 RTL8201BL

4) MII/SNIB: Pull high to set RTL8201BL into MII mode operation, which is the default mode for the RTL8201. This pin
pulled low will set the RTL8201BL into SNI mode operation. When set to SNI mode, the RTL8201BL will work at
10Mbps. Please refer to the section covering Serial Network Interface for more detail information.

5) ANE pin: Pull high to enable Auto-negotiation (default). Pull low to disable auto-negotiation and activate the parallel
detection mechanism. Please refer to the section covering Auto-negotiation and Parallel Detection

6) Speed pin: When ANE is pulled high, the ability to adjust speed is setup. When ANE is pulled low, pull this pin low to
force 10Mbps operation and high to force 100Mbps operation. Please refer to the section on Auto-negotiation and Parallel
Detection.

7) DUPLEX pin: When ANE is pulled high, the ability to adjust the DUPLEX pin will be setup. When ANE is pulled low,
pull this pin low to force half duplex and high to force full duplex operation. Please refer to the section covering
Auto-negotiation and Parallel Detection.

7.5 LED and PHY Address Configuration

In order to reduce the pin count on the RTL8201BL, the LED pins are duplexed with the PHY address pins. Because the
PHYAD strap options share the LED output pins, the external combinations required for strapping and LED usage must be
considered in order to avoid contention. Specifically, when the LED outputs are used to drive LEDs directly, the active state of
each output driver is dependent on the logic level sampled by the corresponding PHYAD input upon power-up/reset. For
example, as following left figure shows, if a given PHYAD input is resistively pulled high then the corresponding output will
be configured as an active low driver. As right figure shows, if a given PHYAD input is resistively pulled low then the
corresponding output will be configured as an active high driver. The PHY address configuration pins should not be connected
to GND or VCC directly, but must be pulled high or low through a resistor (ex 5.1KΩ). If no LED indications are needed, the
components of the LED path (LED+510Ω) can be removed.
VCC

PAD[0:4]/ LED
LED LED[0:4]

5.1K ohm 510 ohm

510 ohm 5.1K ohm

PAD[0:4]/
LED[0:4]

PHY address[:] = logic 1 PHY address[:] = logic 0

LED indication = active low LED indication = active High

LED0 Link
LED1 Full Duplex
LED2 Link 10-Activity
LED3 Link 100-Activity
LED4 Collision
LED Definitions

7.6 Serial Network Interface

The RTL8201BL also supports the traditional 7-wire serial interface to cooperate with legacy MACs or embedded systems. To
setup for this mode of operation, pull the MII/SNIB pin low and by doing so, the RTL8201BL will ignore the setup of the
ANE and SPEED pins. In this mode, the RTL8201BL will set the default to work in 10Mbps and Half-duplex mode. But the
RTL8201BL may also support full duplex mode operation if the DUPLEX pin has been pulled high.

2002-03-29 17 Rev.1.2
 RTL8201BL

This interface consists of 10Mbps transmit and receive clock generated by PHY, 10Mbps transmit and receive serial data,
transmit enable, collision detect, and carry sense signals.

7.7 Power Down, Link Down, Power Saving, and Isolation Modes
The RTL8201BL supplies 4 kinds of Power Saving mode operation. This section will discuss all four, including how to
implement each mode. The first three modes are configured through software, and the fourth through hardware.

1) Analog off: Setting bit 11 of register 17 to 1 will put the RTL8201BL into analog off state. In analog off state, the
RTL8201BL will power down all analog functions such as transmit, receive, PLL, etc. However, the internal 25MHz
crystal oscillator will not be powered down. The digital functions in this mode are still available which allows
reacquisition of analog functions.

2) LDPS mode: Setting bit 12 of register 17 to 1 or pulling the LDPS pin high will put the RTL8201BL into LDPS (Link
Down Power Saving) mode. In LDPS mode, the RTL8201BL will detect the link status to decide whether or not to turn
off the transmit function. If the link is off, FLP or 100Mbps IDLE/10Mbps NLP will not be transmitted. However, some
signals similar to NLP will be transmitted. Once the receiver detects any leveled signals, it will stop the signal and
transmit FLP or 100Mbps IDLE/10Mbps NLP again. This may save about 60%~80% power when the link is down.

3) PWD mode: Setting bit 11 of register 0 to 1 will put the RTL8201BL into power down mode. This is the maximum power
saving mode while the RTL8201BL is still alive. In PWD mode, the RTL8201BL will turn off all analog/digital functions
except the MDC/MDIO management interface. Therefore, if the RTL8201BL is put into PWD mode and the MAC wants
to recall the PHY, it must create the MDC/MDIO timing by itself (this is done by software).

4) Isolation mode: This mode is different from the three previous software configured power saving modes. This mode is
configured by hardware pin 43. Setting pin 43 high will isolate the RTL8201BL from the Media Access Controller (MAC)
and the MDC/MDIO management interface. In this mode, power consumption is minimum.

7.8 Media Interface

7.8.1 100Base TX
1) 100Base-TX Transmit Function: The 100Base-TX transmit function is performed as follows: First the transmit data in 4
bit nibbles (TXD[3:0]), clocked in 25MHz (TXC) will be transformed into 5B symbol code, called 4B/5B encoding.
Scrambling, serializing and conversion to 125Mhz, and NRZ to NRZI will then take place. After this process, the NRZI
signal will pass to the MLT3 encoder, then to the transmit line driver. The transmitter will first assert TXEN. Before
transmitting the data pattern, it will send a /J/K/ symbol (Start-of-frame delimiter), the data symbol, and finally a /T/R/
symbol known as the End-Of-Frame delimiter. The 4B/5B and the scramble process can be bypassed by setting the PHY
register. For better EMI performance consideration, the seed of the scrambler is related to the PHY address. Therefore in a
hub/switch environment, every RTL8201BL will be set into a different PHY address so that they will use different
scrambler seeds, which will spread the output of the MLT3 signals.

2) 100Base-TX Receive Function: The 100Base-TX receive function is performed as follows: The received signal will first
be compensated by the adaptive equalizer to make up for the signal loss due to cable attenuation and ISI. The Baseline
Wander Corrector will monitor the process and dynamically apply corrections to the process of signal equalization. The
PLL will then recover the timing information from the signals and form the receive clock. With this, the received signal
may be sampled to form NRZI data. The next steps are the NRZI to NRZ process, unscrambling of the data, serial to
parallel and 5B to 4B conversion and passing of the 4B nibble to the MII interface.

7.8.2 100Base-FX Fiber Mode Operation

RTL8201BL can be configured as 100Base-FX by hardware configuration. The priority of setting 100Base-FX is greater than
Nway. Scrambler is not needed in 100Base-FX.

2002-03-29 18 Rev.1.2
 RTL8201BL

1) 100Base-FX Transmit Function: The 100Base-FX transmit function is performed as follows: Di-bits of TXD are
processed as 100Base-TX, except without scrambler before the NRZI stage. Instead of converting to MLT-3 signals, as in
100Base-TX, the serial data stream is driven out as NRZI PECL signals, which enter the fiber transceiver in
differential-pairs form.

2) In 100Base-FX Receive Function: The 100Base-FX receive function is performed as follows: The signal is received
through PECL receiver inputs from the fiber transceiver, and directly passed to the clock recovery circuit for data/clock
recovery. The scrambler/de-scrambler is bypassed in 100Base-FX.

7.8.3 10Base Tx/Rx

1) 10Base Transmit Function: The 10Base transmit function is performed as follows: The transmit 4 bits nibbles(TXD[0:3])
clocked in 2.5MHz(TXC) is first feed to parallel to serial converter, then put the 10Mbps NRZ signal to Manchester
coding. The Manchester encoder converts the 10 Mbps NRZ data into a Manchester Encoded data stream for the TP
transmitter and adds a start of idle pulse (SOI) at the end of the packet as specified in IEEE 802.3. Then, the encoded data
stream is shaped by band- limited filter embedded in RTL8201BL and then transmitted to TP line.

2) 10Base Receive function: The 10Base receive function is performed as follows: In 10Base receive mode, The
Manchester decoder in RTL8201BL converts the Manchester encoded data stream from the TP receiver into NRZ data by
decoding the data and stripping off the SOI pulse. Then, the serial NRZ data stream is converted to parallel 4 bit nibble
signal(RXD[0:3]).

7.9 Repeater Mode Operation

Setting bit 15 of register 17 to 1 or pulling the RPTR pin high will set the RTL8201BL into repeater mode. In repeater mode,
the RTL8201BL will assert CRS high only when receiving a packet. In NIC mode, the RTL8201BL will assert CRS high both
in transmitting and receiving packets. If using the RTL8201BL in a repeater, please set the RTL8201BL to Repeater mode, and
if using the RTL8201BL in a NIC or switch application, please set the default mode. NIC/Switch mode is the default setting
and has the RPTR pin pulled low or bit 15 of register 17 is set to 0.

7.10 Reset, and Transmit Bias(RTSET)

The RTL8201BL can be reset by pulling the RESETB pin low for about 10ms, then pulling the pin high. It can also be reset by
setting bit 15 of register 0 to 1, and then setting it back to 0. Reset will clear the registers and re-initialize them, and the media
interface will first disconnect and restart the auto-negotiation/parallel detection process.

The RTSET pin must be pulled low by a 5.9KΩ resister with 1% accuracy to establish an accurate transmit bias, this will affect
the signal quality of the transmit waveform. Keep it’s circuitry away from other clock traces or transmit/receive paths to avoid
signal interference.

7.11 3.3V power supply and voltage conversion circuit

RTL8201BL is fabricated in 0.25um process. The core circuit needs to be powered by 2.5V , however, the circuit of digital IO
and DAC need 3.3V power supply. RTL8201BL has embedded a regulator to convert 3.3V to 2.5V. Just like many commercial
voltage conversion devices, The 2.5V output pin(PWFBOUT) of this circuit requires the use of an output capacitor(22uF
tantalum capacitor) as part of the device frequency compensation and another small capacitor(0.1uF) for high frequency noise
de-coupling. And PWFBIN is fed with the 2.5V power from PWFBOUT through a ferrite bead as below figure shown.
Strongly emphasize here, could not provide external 2.5V produced by any other power device for PWFBOUT and PWFBIN.
The analog and digital Ground planes should be as large and intact as possible. If the ground plane is large enough, the analog
and digital grounds can be separated, which is a more ideal configuration. However, if the total ground plane is not sufficiently
large, partition of the ground plane is not a good idea. In this case, all the ground pins can be connected together to a larger
single and intact ground plane.

2002-03-29 19 Rev.1.2
 RTL8201BL

RTL8201B(L)
DVDD33(pin14) AVDD33(pin36) Ferrite Bead
3.3V 3.3V-drived 3.3V
circuit
0.1uF 0.1uF

DVDD33(pin48)
Error Amp

-
MOSFET P
0.1uF +

PWFBOUT(pin32) Ferrite Bead

1.2V
bandgap
voltage
22uF 0.1uF

PWFBIN(pin8)

2.5V-drived
circuit 0.1uF

7.12 Far End Fault Indication (FEFI)

The MII Reg.1.4 (Remote Fault) is the FEFI bit when 100FX mode is enabled which indicates that FEFI has
been detected. FEFI is an alternative in-band signaling method which is composed of 84 consecutive ‘1’
followed by one ‘0’. From the point of view of the RTL8201BL, when this pattern is detected three times,
Reg.1.4 is set, which means the transmit path (the Remote side’s receive path) has a problem. On the other hand,
the incoming signal failure in causing a link OK will force the RTL8201BL to start sending this pattern, which
in turn causes the remote side to detect a Far-End-Fault. This means that the receive path has a problem from the
point of view of the RTL8201BL. The FEFI mechanism is used only in 100Base-FX mode.

2002-03-29 20 Rev.1.2
 RTL8201BL

8. Electrical Characteristics
8.1 D.C. Characteristics
8.1.1. Absolute Maximum Ratings
Symbol Conditions Minimum Typical Maximum
Supply Voltage 3.0V 3.3V 3.6V
Storage Temp. -55°C 125°C

8.1.2. Operating Conditions

Symbol Conditions Minimum Typical Maximum
Vcc 3.3V 3.3V Supply voltage 3.0V 3.3V 3.6V
TA Operating Temperature 0°C 70°C

8.1.3. Power Dissipation

Test condition: VCC=3.3V
Symbol Condition Total Current Consumption
PLDPS Link down power saving mode 17 mA
PAnaOff Analog off mode 13 mA
PPWD Power down mode 3 mA
PIsolate Isolate mode 3 mA
P100F 100Base full duplex 64 mA
P10F 10Base full duplex 82 mA
P10TX 10Base transmit 82 mA
P10RX 10Base receive 25 mA
P10IDLE 10Base idle 24 mA

8.1.4 Supply Voltage: Vcc

Symbol Conditions Minimum Typical Maximum
TTL VIH Input High Vol. 0.5*Vcc Vcc+0.5V
TTL VIL Input Low Vol. -0.5V 0.3*Vcc
TTL VOH Output High Vol. IOH=-8mA 0.9*Vcc Vcc
TTL VOL Output Low Vol. IOL=8mA 0.1*Vcc
TTL IOZ Tri-state Leakage Vout=Vcc or -10uA 10uA
GND
IIN Input Current Vin=Vcc or -1.0uA 1.0uA
GND
Icc Average Operating Iout=0mA 200mA
Supply Current
PECL VIH PECL Input High Vol Vdd-1.16V Vdd-0.88V
PECL VIL PECL Input Low Vol. Vdd-1.81V Vdd-1.47V
PECL VOH PECL Output High Vol. Vdd-1.02V
PECL VOL PECL Output Low Vol. Vdd-1.62V

2002-03-29 21 Rev.1.2
 RTL8201BL

8.2 A.C. Characteristics

8.2.1 MII Timing of Transmission Cycle
Shown is an example transfer of a packet from MAC to PHY in MII interface.
Symbol Description Minimum Typical Maximum Unit
t1 TXCLK high pulse width 100Mbps 14 20 26 ns
10Mbps 140 200 260 ns
t2 TXCLK low pulse width 100Mbps 14 20 26 ns
10Mbps 140 200 260 ns
t3 TXCLK period 100Mbps 40 ns
10Mbps 400 ns
t4 TXEN, TXD[0:3] setup to TXCLK 100Mbps 10 24 ns
rising edge
10Mbps 5 ns
t5 TXEN, TXD[0:3] hold after 100Mbps 10 25 ns
TXCLK rising edge
10Mbps 5 ns
t6 TXEN sampled to CRS high 100Mbps 40 ns
10Mbps 400 ns
t7 TXEN sampled to CRS low 100Mbps 160 ns
10Mbps 2000 ns
t8 Transmit latency 100Mbps 60 70 140 ns
10Mbps 400 ns
t9 Sampled TXEN inactive to end of 100Mbps 100 170 ns
frame 10Mbps ns

2002-03-29 22 Rev.1.2
 RTL8201BL

8.2.2 MII Timing of Reception Cycle

Shown is an example of transfer of a packet from PHY to MAC in MII interface
Symbol Description Minimum Typical Maximum Unit
t1 RXCLK high pulse width 100Mbps 14 20 26 ns
10Mbps 140 200 260 ns
t2 RXCLK low pulse width 100Mbps 14 20 26 ns
10Mbps 140 200 260 ns
t3 RXCLK period 100Mbps 40 ns
10Mbps 400 ns
t4 RXER, RXDV, RXD[0:3] setup to 100Mbps 10 ns
RXCLK rising edge 10Mbps 6 ns
t5 RXER, RXDV, RXD[0:3] hold after 100Mbps 10 ns
RXCLK rising edge
10Mbps 6 ns
t6 Receive frame to CRS high 100Mbps 130 ns
10Mbps 600 ns
t7 End of receive frame to CRS low 100Mbps 240 ns
10Mbps 600 ns
t8 Receive frame to sampled edge of 100Mbps 150 ns
RXDV 10Mbps 3200 ns
t9 End of receive frame to sampled 100Mbps 120 ns
edge of RXDV 10Mbps 800 ns

2002-03-29 23 Rev.1.2
 RTL8201BL

8.2.3 SNI Timing of Transmission Cycle

Shown is an example transfer of a packet from MAC to PHY in SNI interface. SNI mode only runs in 10Mbps.
Symbol Description Minimum Typical Maximum Unit
t1 TXCLK high pulse width 36 ns
t2 TXCLK low pulse width 36 ns
t3 TXCLK period 80 120 ns
t4 TXEN, TXD0 setup to TXCLK rising edge 20 ns
t5 TXEN, TXD0 hold after TXCLK rising edge 10 ns
t8 Transmit latency 50 ns

2002-03-29 24 Rev.1.2
 RTL8201BL

8.2.4 SNI Timing of Reception Cycle

Shown is an example of transfer of a packet from PHY to MAC in SNI interface. SNI mode only runs in 10Mbps.
Symbol Description Minimum Typical Maximum Unit
t1 RXCLK high pulse width 36 ns
t2 RXCLK low pulse width 36 ns
t3 RXCLK period 80 120 ns
t4 RXD0 setup to RXCLK rising edge 40 ns
t5 RXD0 hold after RXCLK rising edge 40 ns
t6 Receive frame to CRS high 50 ns
t7 End of receive frame to CRS low 160 ns
t8 Decoder acquisition time 600 1800 ns

2002-03-29 25 Rev.1.2
 RTL8201BL

8.2.5 MDC/MDIO timing

Symbol Description Minimum Typical Maximum Unit
t1 MDC high pulse width 160 ns
t2 MDC low pulse width 160 ns
t3 MDC period 400 ns
t4 MDIO setup to MDC rising edge 10 ns
t5 MDIO hold time from MDC rising edge 10 ns
t6 MDIO valid from MDC rising edge 0 300 ns

8.2.6 Transmission Without Collision

Shown is an example transfer of a packet from MAC to PHY.

8.2.7 Reception Without Error

Shown is an example of transfer of a packet from PHY to MAC

2002-03-29 26 Rev.1.2
 RTL8201BL

8.3 Crystal and Transformer Specifications

8.3.1 Crystal Specifications
Item Parameter Range
1 Nominal Frequency 25.000 MHz
2 Oscillation Mode Base wave
3 Frequency Tolerance at 25 50 ppm
4 Temperature Characteristics 50 ppm
5 Operating Temperature Range -10 ~ +70
6 Equivalent Series Resistance 30 ohm Max.
7 Drive Level 0.1 mV
8 Load Capacitance 20 pF
9 Shunt Capacitance 7 pF Max.
10 Insulation Resistance Mega ohm Min./DC 100V
11 Test Impedance Meter Saunders 250A
12 Aging Rate A Year 0.0003%

8.3.2 Transformer Specifications

Parameter Transmit End Receive End
Turn ratio 1:1 CT 1:1
Inductance (min.) 350 uH @ 8mA 350 uH @ 8mA
Leakage inductance 0.05-0.15 uH 0.05-0.15 uH
Capacitance (max) 15 pF 15 pF
DC resistance (max) 0.4 ohm 0.4 ohm

2002-03-29 27 Rev.1.2
 RTL8201BL

9. Mechanical Dimensions

Notes:
1.To be determined at seating plane -c-
2.Dimensions D1 and E1 do not include mold protrusion.
Symbo Dimension in Dimension in D1 and E1 are maximum plastic body size dimensions
l inch mm including mold mismatch.
Min Nom Max Min Nom Max 3.Dimension b does not include dambar protrusion.
A - - 0.067 - - 1.70 Dambar can not be located on the lower radius of the foot.
A1 0.000 0.004 0.008 0.00 0.1 0.20 4.Exact shape of each corner is optional.
A2 0.051 0.055 0.059 1.30 1.40 1.50 5.These dimensions apply to the flat section of the lead
b 0.006 0.009 0.011 0.15 0.22 0.29 between 0.10 mm and 0.25 mm from the lead tip.
b1 0.006 0.008 0.010 0.15 0.20 0.25 6. A1 is defined as the distance from the seating plane to the
c 0.004 - 0.008 0.09 - 0.20 lowest point of the package body.
c1 0.004 - 0.006 0.09 - 0.16 7.Controlling dimension: millimeter.
D 0.354 BSC 9.00 BSC 8. Reference document: JEDEC MS-026, BBC
D1 0.276 BSC 7.00 BSC
E 0.354 BSC 9.00 BSC TITLE: 48LD LQFP ( 7x7x1.4mm)
E1 0.276 BSC 7.00 BSC PACKAGE OUTLINE DRAWING, FOOTPRINT 2.0mm
e 0.020 BSC 0.50 BSC LEADFRAME MATERIAL:
L 0.016 0.024 0.031 0.40 0.60 0.80 APPROVE DOC. NO.
L1 0.039 REF 1.00 REF VERSION 1
θ 0° 3.5° 9° 0° 3.5° 9° PAGE OF
θ1 0° - - 0° - - CHECK DWG NO. SS048 - P1
θ2 12° TYP 12° TYP DATE Sept. 25.2000
θ3 12° TYP 12° TYP REALTEK SEMI-CONDUCTOR CORP.

2002-03-29 28 Rev.1.2
 RTL8201BL

10. Revision History

Changes from Revision 1.0 to Revision 1.1 (Feb/02)
Section Page Change Text
8.1.3. Power Dissipation 21 Modify Remove 2.5V power consumption
5.4 100Mbps Network Interface 6 Modify R5 is changed from 5.6K to 5.9K
7.10 Reset, and Transmit Bias(RTSET) 19 Modify R5 is changed from 5.6K to 5.9K
Schematic Layout ACR; MII; SNI Modify R5 is changed from 5.6K to 5.9K

Changes from Revision 1.1 to Revision 1.2 (Mar/29)

Section Page Change Text
5.7 Reset and other pins 7 Modify Add pin description for pin 32 and pin 8
5.8 Power and Ground pins 7 Modify Remove pin description of pin 32 and pin 8
6.6 Register 5 Auto-Negotiation Link 11 Modify Modify description of bit 5:<5> and bit 5:<7>
Partner Ability Register
7.11 3.3V power supply and voltage 19 Modify Add description: “Strongly emphasize here, could
conversion circuit not provide external 2.5V produced by any other
power device for PWFBOUT and PWFBIN.”
Schematic Layout ACR; MII; SNI Modify 1. Modify net label:
Pin32: AVDD25 PWFBOUT
Pin8: DVDD25 PWFBIN
2. Add pull-high resistor for MDIO
3. Modify ResetB circuit to meet wake-on-lan
application

Realtek Semiconductor Corp.

Headquarters
1F, No. 2, Industry East Road IX, Science-based
Industrial Park, Hsinchu, 300, Taiwan, R.O.C.
Tel : 886-3-5780211 Fax : 886-3-5776047
WWW: www.realtek.com.tw

2002-03-29 29 Rev.1.2