Course Code: EEL403 Lab Manual

Digital Electronics

GROUP-A DIGITAL ELECTRONICS

Experiment No-

1
Verificationof Logic gates

Aim: To implement logic gates and verify their truth tables.

Apparatus:

SL No. COMPONENT SPECIFICATION QTY

1. AND GATE IC7408
OR GATE 1C 7432
2.
3. NOT GATE IC 7404

1
4. NAND GATE 2 P IC 7400 1

5. NOR GATE IC7402

6. X-OR GATE IC 7486

7. Connecting Wires
LEDS
9

Theory:

Circuit that takes the logical decision and the process are called logic gates. Each

gate has one or more input and only one output. OR, AND and NOT are basic

gates. NAND, NOR and X-OR are known as universal gates. Basic gates form

these gates.

1. AND GATE:

The AND gate performs a logical multiplication commonly known as AND

function. The output is high when both the inputs are high. The output is low

level when any one of the inputs is low.

2. OR GATE:

The OR gate performsa logical addition commonly known as OR function. The

output is high when anyone of the inputs is high. The output is low level when

both the inputs are low.

A.C. Patil College of Engineering www.acpce.org 7|Page

 Digital Electronics Course Code: EEL403 Lab Manual

3. NOT GATE:

The NOT gate is called an inverter. The output is high when the input is low. The output

low when the input is high.

4. NAND GATE:

The NAND gate is a contraction of AND-NOT.The output is high when both

inputs are low and any one ofthe input is low .The output is low level when
both inputs are high.

5. NOR GATE:

The NOR gate is a contraction of OR-NOT.The output is high when both inputs
are low. The output is low when one or both inputs are high.

6. X-OR GATE:

The output low when

The output is high when any one is high. is
of the inputs

both the inputs are low and both the inputs are high.

Procedure:

1. Connections are given as per circuit diagram.

2. Logical inputs are given as per circuit diagram.

table.
3. Observe the output and verify the truth

8|Page
www.acpce.org
A.C. Patil College of Engineering
 Digital Electronics
Course Code: EEL403
Lab Manual

1. AND GATE :

SYMBOL:
PIN DIAGRAM
A

Y-AB
1
Vcc14
B 7408N
2
13
TRUTH TABLE
12

A B 3
AB
0 4

5
1
0
10
1
0 0
1
1 1

7-Gnd

A.C. Patil College of Engineering www.acpce.org 9|Page

 Digital Electronics Course Code: EEL403 Lab Manual

OR GATE:

SYMBOL PIN DIAG RAM:

A
F=AB
B Vcc 14
7432

12

TRUIH TABLE
H11

10
A B A+B

1 1

0 1

7Gnd
1 1

2. NOT GATE:

SYMBOL: PIN DIAGRAM:

A Y- Vcc14
7404N 13

10
TRUITH TABLE: 5
9
A 6
8
z-Gnd
1

.ge
 Digital Electronics
Course Code: EEL403 Lab Manual
3. NAND GATE:

SYMBOLA
PIN DIAGRAM

7400
Vce14

3
TRUTH TABLE 12

7
A B
A.B
4
1

1
1 10

1 9

7-Gnd

4. NOR GATE:

SYMBOL: PIN DIAGRAM

A
F-A+B
B Vce14
7402
13

12
TRUTH TABLE
H11

A A+8 1

0
1
1
9
1 1

1
7Gnd

www.acpce.org 11|Page
A.C. Patil College of Engineering
 Digital Electronics
Course Code: EEL403
Lab Manual
5. X-OR GATE :

SYMBOL:
PIN DIAGRAM:

A Y- AB + AB
7486
Vcc 14

TRUTH TABLE:
A B AB + AB
7
1
1 4

8
1

z-Gnd

Result:- All the logic gates are verified successfully.

Viva Questions:

1. What is DIGITAL GATE?

2. What do u mean by universal gate?

3. What is truth table?

4. Make truth table ofNAND gate?

5. What is different between Ex-or & Ex-nor gate?

6. Draw the NAND gate?

7. Draw the Ex-or gate?

8. Draw the EX-OR gate by using the NAND gate?

www.acpce.org 12 |Page
A.C. Patil College of Engineering