See discussions, stats, and author profiles for this publication at: https://www.researchgate.

net/publication/325981749

Automatic test pattern generation in VLSI — A survey

Conference Paper · August 2017

DOI: 10.1109/ICECDS.2017.8390009

CITATIONS READS

4 1,423

2 authors, including:

Nimushakavi SN Murti Sarma

Sreenidhi Institute of Science & Technology
18 PUBLICATIONS 12 CITATIONS

SEE PROFILE

All content following this page was uploaded by Nimushakavi SN Murti Sarma on 08 September 2018.

The user has requested enhancement of the downloaded file.

 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS-2017)

Automatic Test Pattern Generation in VLSI- A Survey

‡‹ƒ„— Ǥ Ǥ —”–‹ƒ”ƒ
Associate Professor, Sri Saradhi Institute of Professor, Sreenidhi Institute of Science and
Engineering and Technology, Nuzvied, Andhra Technology, Yamnampet, Ghatakesar, Hyderabad,
Pradesh, India India.

Abstract— Rapid improvement in VLSI field , it will open a new

gate to the testing of the integrated circuits filed.in this literature operation. Accessibility of a gadget (or of redundant system
paper we reviews collection of testing methods and all the testing components) may be considerably multiplied, if checking out
procedures for integrated testing. The testing useful for is worked to permit hasty diagnosis after a failure. These
hierarchical testing of large scale memory applications and stuck essentials absolutely show the financial capacity of a well-
at fault detection schemes. prepared take a look at approach in the speedy mounting
Keywords— Built-in Self-Test (BIST), ATPG, Memory BIST, vicinity of reliable device.
LFSR. The above fields inside the software of testing must be
merged technically and economically. An included take a look
I.INTRODUCTION at technique for electronic device’s lifestyles cycle requires
integrated self-take a look at as an excellent start line.
In individual manufacturing stage, the repairing cost is II. FAULT methods FOR testing
expanded through a thing of 10, which the cloth value A. Physical models
bureaucracy most effective a small part of product value [4]. Faults [6] in digital additives may be categorized into
Finding and exchanging a fault chip will become inexpensive 3 companies depends on their origin: extrinsic failure
in a entire gadget. As a end result no customer is prepared to mechanisms, intrinsic failure mechanisms and electrical strain
tolerate the threat of the usage of improper additives and disasters.
consequently (a) only accepts providers who gives guarantee Global classification of component failures
of small flaw price and (b) often plays an obtained test for
supplied elements. Small flaw fee of the product may be
assured by wide retiring product checks handiest.
VLSI chips have reached a big intricacy and nonetheless their
compactness doubles each 2 years [5]. In addition to ruling out
fault throughout design and production, better design
equipment and fabrication processes can also be added.
However, quick time-to-marketplace is risky to productivity.

If trying out allows rapid locating and consequently gives a

median to keep away from deadly making delays resulting In the abstraction of next level, it may be explored wherein
from extreme debug time or transport imperfect merchandise, way the damaged purposeful block degrades the proposed
it is attraction the additional value. Manufacturing facility functionality of the device. Primarily based at the facts of the
testing is a standard vicinity of software in checking out. A functionality of a given tool a selected solution can be
brand new similarly vital incentive for checking out comes determined, even as no illustration with vast electricity exists.
from the region of reliable computing. The escalating degree For example, the definition of common functional Random get
of mixture final results in tiny characteristic size, small entry to reminiscence (RAM) version [9] which is facilitated
expenses in the storage factors and excessive closeness of by RAMs that have a typically agreed functionality.
functional units. This no longer simplest calls for terrific care
within the chip layout and built-up procedure, however also Parametric faults
makes the circuits decidedly susceptible to outside faults. High Parametric check unit which analog inputs and outputs is fault
clock frequency and coffee strength utilization degrades the highly-priced for testing. If the parameter varies with
condition. temperature, clamminess, power supply voltage, input currents
Trying out has been familiar as a valuable means to (a) test or output hundreds, then the move/no cross choice isn't always
gadget setting up and association, after continuation conduct, clean. The faulty parameter can be inside restrict if the test is
(b) assure correct gadget capability at begin- up, and (c) avoid carried out beneath worst-case conditions. Because the result
covering and accumulation of mistakes in the course of of bad design the parametric faults are often, but they will be
a caution of a illness as properly. Growing old turns into an

978-1-5386-1887-5/17/$31.00 ©2017 IEEE

3012
 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS-2017)

vital context eventhough parametric faults get worsens

through the years. IV. Check methods
There is an vital elegance of liability concerning Alternating The special check procedures were residential to explain the
present day (AC) parameters like setup/maintain-time, circuit at exclusive ranges primarily based on the existing
propagation put off, upward push/fall-time or get entry to collection of fashions. The most vital trying out for
time, similarly to the DC parameter faults. These faults are conventional CMOS devices is Direct Drain Quiescent
regularly known as dynamic faults [10]. Although, the aspect current (IDDQ) take a look at and experiment test and
pin with special measuring gadget for delay of dynamic faults purposeful trying out for structural testing. Those exams have
can be measured by way of useful checks however can not be their personal exacting strengths and confines. No
immediately measured [9]. Purposeful faults are generally methodologies of 100% reporting for the physical defects in
caused by nearby defects, at the same time as global defects sensible examples have been demonstrated in [8, 13].
have a tendency to reason dynamic faults (too-skinny
polysilicon, too-thick gate-oxide etc.) [9]. Many corporations A.Purposeful checking out
usually check their chips for put off faults. useful trying out is a satisfactory guarantee (QA) method .It's
far a form of black box checking out that is primarily based on
the circumstance of the software component underneath take a
III. Take a look at satisfactory rankings look at. By feeding the input and justifying the output, the
first-class degree referred as the percent of faulty circuits capabilities are tested and internal software structure isn't
that skip the take a look at is consequently a feature of general always often taken into consideration (no longer like in white-
fault insurance, of which the commonplace caught-at version box trying out). Purposeful testing normally describes what
is absolutely an estimator [8]. The trying out of a circuit is the gadget does. Functional trying out assessments a slice of
defined by using the controllability and observability. There's capability of the whole device and it does no longer mean
a excessive want for a great deal more green testability trying out a way of the module or elegance. Practical checking
measures because of the complexity of the circuits. out verifies a software via checking it towards design
Controllability of a digital circuit is defined as the complexity document or specification in order that it differs from device
of setting a selected common sense signal to zero or 1. trying out, even as system trying out checks a application and
Observability for a virtual circuit is defined as the complexity validates it in opposition to the published user or system
of gazing the kingdom of a common sense signal [12]. These requirements.
definitions are applicable for both the combinational testability Useful checking out consists of checking of Database, APIs,
measures and the sequential testability measures. However, consumer Interface, customer/ server applications, security
the combinational testability measures are fee capabilities for and capability of the utility below check. It could be done
measuring the complexity of setting or looking at a signal in routinely or manually. The practical trying out includes
spatial area, even as the sequential testability measures are predominant kinds; they're integration testing, unit trying out,
cost functions which estimate complexity in temporal (time) machine testing, sanity, smoke testing, regression testing,
area [18]. black box testing and attractiveness testing.
The measure of quantity of times diverse turn-flop ought to be
clocked to manipulate a sign by way of a sequential Structural testing, test take a look at
controllability and the measure of quantity of times diverse
flip-flop need to be A experiment-based checking out is also a structural test that
checks turn- flops or latches, combinational common sense
and through setting the device in a common sense country,
connectivity is finished and it can be changed by using
shifting patterns via the turn flops when they are configured
into shift registers (test chains). A mismatch in the output
pattern specifies a faulty device. The at-pace check verifies
whether or not it's miles able to operating at the desired speed
by applying styles on the rated frequency of the tool.
The AC scan postpone test makes use of test chains to provide
vector pairs that confirm timing behavior on unique paths or
on identified gates or connections which can be taken into
consideration as faults (transition delay test) [4].By way of
some distance the maximum not unusual technique is the
experiment test: In a special test mode all sign in cells of the
circuit are combined to a shift check in chain (experiment-
chain).
clocked to sequential measures represent the check length by C.IDDQ-trying out
using a sequential observability. The Fig.1 suggests the test
factor insertion to enhance controllability and observability.

3013
 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS-2017)

illness-based totally test is a Leakage contemporary check B.T check pattern application
(IDDQ) [14] [15].This is used to degree the device deliver In a scan design, for scanning the test pattern in/ out and check
contemporary underneath consistent kingdom conditions. The pattern utility, the clock is essential. One clock cycle is
fundamental idea in the back of IDDQ trying out is, when compulsory to pertain the unmarried take a look at pattern in a
their inputs are stable the static CMOS circuits devour modest full experiment structure even as the sequential common sense
electricity, on the grounds that there is no direct path from left over in the Circuit under test (reduce) can also need to be
the VDD supply rail to floor. Consequently the inputs are clocked typically for partial scan. Check styles with a specific
stable, a big quantity of modern-day is drawn from the IC, and series is carried out to carry it to the favored country and take
it is probably to be a disorder. The shorts (bridges) between a look at for the target obligation [16] . Strategies may be
the strength deliver lines or among VDD and ground and the distinguished with recognize to the scanning technique: test-
switching nodes or a signal, are detected by means of IDDQ according to-experiment and test-in step with- clock.
test. A passive flaw increases leakage for all input patterns, 1) check-according to-scan: as soon as the take a look at
whilst an energetic flaw will increase leakage for a few enter pattern has been generated it's miles implemented to the cut
patterns. input. The cut is clocked and the check sample is shifted in in
Numerous IDDQ take a look at techniques are focused on the course of the experiment chain for the standard
discarding chips with energetic flaws due to the fact it synchronous circuits. At final the cut output sample is latched
degrades the functionality of a chip. A passive flaw may and shifted out through the experiment chain.
additionally growth the energy consumption. It does not affect 2) take a look at-in step with-clock: If one test pattern
the functionality of the chip however reduces the reliability of can be carried out and processed with each clock cycle then
a chip resulting in a consumer go back. the check period may be extensively decreased. Fig.3 shows
The IDDQ testing may be defined with an inverter circuit. the fundamental check-consistent with-clock structure.
Within the absence of a defect the quiescent current flowing
from VDD to floor is low, while the input is strong. Principal
contemporary flows thru the transistors inside the presence of
a disorder. For this reason by using measuring the multiplied
leakage cutting-edge, it's miles possible to become aware of a
defective chip.
IDDQ check detects several different defects. Since numerous
different bridging defects inside the circuit (e.G. VDD-to-floor
short, gate-to-source short, inter-gate bridges, and many
others.) results in multiplied IDDQ [19]. IDDQ is a valuable
check technique due to the fact many superior chips use static
CMOS era.
Fig.3 fundamental take a look at-consistent with-clock
V. Test system architecture
A. Test architecture
Fig.2. Has proven structure of an average setup of electronic A special check-in line with-clock structure is the circular
circuit. This encompass three steps: step one is defined as BIST [17]. The subsequent check pattern is derived from the
preliminary country or it makes use of some capability by retort of the present day test cycle, both through changing the
applying a take a look at sample to the circuit. Inside the 2d entire phrase by way of one bit position or with the aid of a
step the circuit techniques the check pattern and the third one-to-one verbal exchange. Best after a
step is checking the circuit’s

reaction. The test controller repeats this take a look at process range of check cycles the response is shifted out for research.
for distinctive check patterns. Because the combinational cut itself is used as a feedback, the
hardware may be stored on this technique. The reporting
forecast and optimization are extremely hard due to the fact
this remarks is nonlinear.
Three) scan course implementation: Serially shiftable
reminiscence unit are used in preference to memory unit in the
design for check technique. In the everyday mode of
operation, these operate as memory unit and it acts as serial
shift sign up and parallel load register within the take a look at
mode. They are known as test registers. Within the everyday
mode, the records drift thru the flip-flop and the combinational
logic .For the duration of check mode, the check pattern is
serially shifted into the flip-flop. When the test facts are
Fig.2 Architecture of a typical setup

3014
 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS-2017)

loaded in all of the flip-flop, the circuit is clocked as soon as, chip on that board is activated by way of the test controller of
the output responses are latched into the flip-flop from the every board. A sequence of check vector for reduce is
combinational circuit. Now the flip-flops are retaining the produced by using the sample generator, while the output
output response of 1 vector. The next take a look at vector is reaction of the cut is in comparison with the fault-free
being shifted onto the chip concurrently, when the output reaction through the reaction analyzer.
response is serially shifted off of the chip.

VI. THE idea OF built-in SELF-check

A. Motivations for BlST
whilst constructing a take a look at circuit into the hardware, it
has the capability of being efficient and speedy, however
additionally hierarchical. In different words, the identical
hardware can check chips, forums, and machine in a nicely
designed checking out method. The price blessings, which can
be large at the machine stage, won't seem enormous on the
chip stage. Alternative strategies are system-foolish and
chip-wise. Furthermore, built-in Self-check (BIST) gives
answers to numerous most important trying out troubles[20].

B. Priniciple
in keeping with the explanation given in [7] "BIST is a design-
for-take a look at technique which assessments hardware
Fig.5 .BIST Hierarchy
features". The hardware required for checking out can be
included at the chip with 1 million transistors and extra, by D. BIST architecture
using allocating a small percent of the silicon (a completely BIST architecture requires 3 hardware blocks in a digital
constructive estimation of three% is given in [4]) for the BIST circuit: a test controller, a reaction analyzer, and a sample
common sense. The "actual" layout evolves the generator[20].
implementation of such check hardware. Similarly the BIST 1) check pattern Generator (TPG): The specific faults to
represents an important step towards concerning the check be examined depending upon the desired fault insurance,
as one of the gadget capabilities. develops a series of take a look at vectors (check vector suite)
The precept of BIST is shown in Fig.Four: The take a look at for the cut. It is the feature of the TPG to generate those check
styles is generated by way of a BIST Controller, the reduce vectors and practice them to the cut in an appropriate series.
clock controls and examines the reaction. This makes the The hardware implementation styles used to construct
outside test interface a great deal greater compact than inside exclusive kinds of TPGs are having a number of the examples:
the conventional test approach. Beginning with the self- check A ROM with saved deterministic test patterns, linear
over a unmarried pin, the second one pin produce the final comments shift registers, counters.
results which may be signaled (“accept” or “reject”).
Alternatively, the 1/3 pin offers a serial bit flow with
diagnostic statistics.

Fig.6. BIST architecture

2) test Controller: The BIST controllers arrange the
dealings required to carry out self-test. To affirm the integrity
of the gadget as an entire, it could additionally speak with
other take a look at controllers in huge or allotted BIST
systems. The importance of the take a look at controller is
shown in Fig.6. The external interface consists of a single
C. BIST Hierarchy enter and single output sign of the test controller. To provoke
the self-check sequence the check controller’s single enter
Fig.5 gives a block diagram of the basic BIST hierarchy. Self- signal is used. Through activating input isolation circuitry the
check on all forums are simultaneously activated via the test take a look at controller then places the reduce in test mode
controller at the machine level[20]. The self-check on each that permits the check sample generator (TPG) and to force

3015
 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS-2017)

the circuit’s inputs using controller. The test controller will VII. Current research OF BIST
also be chargeable for supplying seed values to the TPG based so that it will get rid of the dependence on highly-priced
at the implementation. To ensure that the right indicators are instrumentation, the transmitter and receiver also can be
being compared, the controller interacts with the output applied with the aid of using BIST. BIST cause makes use of
response analyzer at some stage in the test collection[20]. The strength or envelope detector or small circuitry. The imbalance
controller may additionally need to know the number of shift parameters and non-linearity characteristics gift in the
instructions required to complete this task for test-primarily transmitter and receiver system can be detected by means of
based testing. using this BIST.
Three) Output response Analyzer (ORA):The reaction of the
gadget analyzes the carried out test vectors and offers a end VIII. Conclusion
result that the device is faulty or fault-loose. ORA perform this In these days’s VLSI layout, the important venture of
characteristic of evaluation between the output response of checking out has been talked about on this survey. This
the cut and its fault-unfastened response. The output response feature will emerge as even greater main within the future
styles from the cut are compacted right into a unmarried with several given hints. With respect to probing, the
bypass/fail indication with the aid of ORA. A comparator conservative check era is attaining its limit. Built-in Self-test
together with a ROM primarily based lookup desk is used to advances inside the art of checking out by using the
implement the response analyzers in hardware that stores the combination of take a look at logic necessities into the circuit
fault-free reaction of the reduce. The maximum commonplace underneath test. The green test approaches will become easy
technique used for ORA implementations is more than one with simple external interfaces. BIST makes use of several
input signature registers (MISRs) especially sophisticated ideas of the traditional take a look at
that can be carried out without delay. In addition to that, the
E.Blessings of BIST mixing of the take a look at good judgment lets in its salvage
the automated take a look at equipment (ATE) generally in distinctive levels of product trying out on the chip. In this
includes classy take a look at hardware and inquisitive manner, BIST come up with the money for an worthwhile
solutions for the conservative manufacturing facility test of solution for startup and on-line trying out and it additionally
VLSI circuits. This makes a tool spends on the tester acts as a great underpinning for hierarchic gadget take a look
incredibly costly for every 2nd. In evaluation to the at.
manufacturing unit check the rather complex take a look at
device can not be reuse for superior degree assessments or at
REFERENCE
some point of different test levels. As conflicting to that,
[1] R. Bennetts, Design of Testable Logic Circuits, Addison
BIST-logic designed can be rather helpful for other check
Wesley.
functions like continuation and verdict or start-up check for a
[2] R. Williams, "IBM Perspectives on the Electrical Design
particular VLSI circuit. The BIST logic also has the benefit
Automation Industry", Keywords to IEEE Design Automation
like: vertical testability, discount in trying out value, in-field
Conference.
checking out capability and robust/repeatable test techniques
[3] B. Könemann, "Creature from the Deep Submicron
Lagoon", Keywords to the 10th ITG Workshop on
Comparison between BIST and conventional testing
Testmethoden und Zuverlässigkeit von Schaltungen,
Herrenberg, Germany.
[4] P. Bardell, W. McAnney, J. Savir, Built-in Test for
VLSI, Pseudorandom Techniques.John Wiley & Sons, New
York.
[5] X. Sun, M. Serra, "Merging Concurrent Checking and
Off-line BIST". [6] E. Amerasekera, F. Najm, Failure
Mechanisms in Semiconductor
Devices, 2nd edition, John Wiley & Sons, Chichester 1997.
[7] V. Agrawal, C. Kime, K. Saluja, "A Tutorial on Built-In
Self Test", IEEE Design & Test of Computers, March 1993,
pp.73-80 and June 1993, pp. 69-77, IEEE CS Press.
[8] P. Maxwell, R. Aitken, V. Johansen, I. Chiang, "The
Effectiveness of IDDQ, Functional and Scan Tests: How many
Fault Coverages do we need?", Proc. International Test
Conference 1992, Sept. 20-24 1992, Baltimore, MD, IEEE CS
Press, pp. 168-177.
[9] A. van de Goor, Testing Semiconductor Memories,
Theory and Practice.
John Wiley & Sons, Chichester 1991.

3016
 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS-2017)

[10] B. Könemann et al., "Delay Test: The Next Frontier for

LSSD Test Systems", Proc. International Test Conference
1992,Sept. 20-24 1992, Baltimore, MD, IEEE CS Press, pp.
578-587.
[11] E. McCluskey, "Built-In Self-Test Techniques", IEEE
Design & Test of Computers, April 1985, IEEE CS Press, pp.
21-36.
[12] M.L.Bushnell and V.D.Agrawal, Essentials of Electronic
Testing for Digtial, memory & mixed-signal VLSI circuit.
Boston: Kluwer Academic Publishers,2000.
[13] K. Roy, et al., "Relative Effectiveness of Tests",
Roundtable in IEEE Design & Test of Computers, January
1998, IEEE CS Press, pp. 83-90.
[14] Soden et al., “IDDQ Testing: A Review,” Journal of
Electronics Testing: Theory and Applications,Vol. 3, No. 4,
Dec. 1992, pp. 291303.
[15] R. Rajsuman, “IDDQ Testing for CMOS VLSI,” Proc. of
the IEEE, Vol. 88, No. 4, Apr. 2000, pp.544-566.
[16] L. Nachmann, K. Saluja, S. Upadhyaya, R. Reuse,
"Random PatternTesting for Sequential Circuits Revisited",
Proc. 26th International Symposium on Fault-Tolerant
Computing(FTCS-26), Sendai, Japan,June 1996, IEEE CS
Press, pp. 44-52.
[17] F. Corno, P. Prinetto, M. Reorda, "Circular Self-Test Path
for FSMs", IEEE Design & Test of Computers, Winter
1996,IEEE CS Press, pp. 50- 60.
[18] L.H.Goldstein and E.L.Thigpen,“Controllability /
Observability Analysis of Digital Circuit”.
[19] T. Storey and W. Maly, “CMOS Bridging Fault
Detection,” in Proc. Intl.
Test Conf., Washington D.C., Sep. 1990, pp. 842-851.
[20] Charles R. Klme, kwal k. saluja, “A Tutorial on Buit-in
Self-Test”, University of Wisconsin,Madison.

3017

View publication stats