School of Electrical & Electronic Engineering
EE2102 Analog Electronics
Academic Year 2024-2025
L2102C
BJT Power Amplifier for driving Standard Earbuds
Project Lab (S2-B4a-01)
ASSIGNMENT INSTRUCTIONS
• Answers must be strictly handwritten (Electronic handwriting is accepted)
• Submit a hardcopy of only your answers to each question. Do not print out the whole assignment!
• Keep a softcopy for yourself and bring it to the L2102C lab as reference.
• Late submissions will not be accepted unless with valid reasons (e.g. MC / LOA)
• Work must be done individually. Please note, NTU treats Academic Integrity very seriously.
https://entuedu.sharepoint.com/sites/Intranet/dept/ctlp/SitePages/NTU-Academic-Integrity-Policy.aspx
You will be liable for disciplinary action if you submit any work which is not your own.
• Write your Name, Matriculation Number and Tutorial Group clearly on the front page.
• Due in tutorial class, to your tutor in Week 11 (or exactly 2 weeks after the demo briefing)
Design Assignment
BJT Power Amplifier for driving Standard Earbuds
1. INTRODUCTION
This is the last of three design assignments to design a portable electronic
stethoscope using analog circuits.
We discovered in L2102A that the OPA344 opamp did not have enough current
drive >10mA to power a standard earpiece load with RL=32.
Rather than plugging in an IC chip like the LM386 Audio Power Amplifier which
is overkill with >100mW output power and unable to work with supply voltages
<4V, we can design our own “Class-A” power amplifier which is simply a BJT
common-collector amplifier or emitter follower. An emitter follower acts as a
voltage buffer to drive the same voltage as the input, but with much larger current
drive at the output. Hence it is also a power amplifier because the product of
voltagecurrent is larger at the output, and also called “Class-A” because it is
biased into the linear region with high static power (like all amplifiers in EE2102).
Fig. 1. A conventional Class-A Push-Pull power amplifier:
Q1 = “Push” driver, Q2 = “Pull” driver
For simplicity, we will be designing only half of a conventional Push-Pull amplifier
as shown in Fig. 1, comprising either the top NPN “Active Push” driver Q1 or the
bottom PNP “Active Pull” driver Q2 with RE acting as a passive Pulldown or Pullup
resistor shown below in Fig. 2 (a) and (b) respectively.
(a) (b)
RE
RE
Fig. 2. (a) NPN “Active Push” and (b) PNP “Active Pull” emitter followers
2. DESIGN OBJECTIVES
1
Design a common-collector (emitter follower) circuit with AVT > 0.95. The
following design requirements must be met.
(1) Calculate a valid DC operating point (or Q-point) assuming =100.
(2) Design R1, R2 and RE for AVT = vE/vB > 0.95.
(3) Ensure that 2xAAA rechargeable cells with 700mAh capacity will have a
battery life >10h.
(4) Verify that the input signal range for vb > 100mVpk.
(5) Simulate the OPA344 mic preamp together with the BJT power amplifier to
drive a standard earpiece without distortion at imic = 2uApk.
(6) Ensure that Rin is large enough for the maximum vO signal to stay below the
OPA344 current limit < 10mA.
(7) Ensure that Rout is small enough for the output voltage divider RL/(RL+Rout) >
0.95.
(8) Calculate the minimum required values for CI and CC.
PARTS
a. PNP Bipolar Junction Transistor 2N3906
b. NPN Bipolar Junction Transistor 2N3904
c. Resistor Choices Standard 5% Resistor Values
d. Capacitor Choices 0.1uF, 1uF, 10uF, 100uF, 1000uF
3. DESIGN PROBLEM
As we discovered in L2102A, the OPA344 acting as a microphone preamplifier
is limited by a maximum output current of ~10mA, which cannot drive the
standard earpiece load of 32 to a maximum amplitude = 600 mVpk without
distortion. We will solve this problem by attaching a common-collector amplifier
(emitter follower) acting as a BJT power amplifier to drive the ~32 earpiece.
VCC2X
= 2(2.xx) V
Rin iR1 iE RE
R1 vE + - vL
RL = 32 Ω
- + vB Q1 CC
2N3906
RTH = ~0 iB
+_ CI
vO
R2 Rout
iR2
iC
Earbud Load
resistance
OPA344
output
Fig. 3. PNP Common-collector or Emitter Follower driver for 32 earpiece
2
VCC2X
= 2(2.xx) V
Rin iR1 iC
R1
Rout
- + vB Q1
2N3904
RTH = ~0 iB
vO +_ CI vE + - vL
R2 RL = 32 Ω
iR2 CC
iE RE
OPA344
output Earbud Load
resistance
Fig. 4. NPN Common-collector or Emitter Follower driver for 32 earpiece
The choice of PNP or NPN will depend on the Second-last Digit of your Matriculation
Number. If it is odd, use PNP as in Fig. 3. If it is even, use NPN as in Fig. 4.
For example:
U2212334A Design the PNP (2N3906) emitter follower in Fig. 3
U2212345B Design the NPN (2N3904) emitter follower in Fig. 4
Note that for the convenience of working with positive DC voltages, DC calculations
from 3.1 – 3.3 must again reference the most negative supply in the circuit as GND
(0V), and hence the total dual-supply potential is referred to as VCC2x = 2VCC V
where VCC = 2.xx V and xx = the last two digits of your Matriculation Number.
Note in Fig. 3 and Fig. 4 we represented the OPA344 output as a Thévenin-equivalent
source with voltage source vO and RTH = ~0 which reflects an ideal opamp output.
3.1) We must design a DC operating point to satisfy the requirement of AVT > 0.95.
a) Write out the equation for AVT.
b) What is the minimum value for gmRL’ such that AVT > 0.95?
c) Observe from RL’ = RE//RL that RL’ will attain a maximum value no matter how
much RE increases. Prove this maximum value of RL’ = RL.
d) Assuming the maximum value of RL’, find the minimum value of gm required to
achieve the minimum value for gmRL’ in (b).
e) Hence derive the minimum value of IC.
In practice, RL’ will be < RL due to finite RE hence:
gm must be larger than the value found in (d), and
IC must be larger than the value found in (e).
3
Note that the value of IC is set by your design choice of VE and RE.
For PNP: IC IE = (VCC2x - VE) / RE
For NPN: IC IE = VE / RE
Which are in turn set by VB and |VBE| 0.75V
For PNP: VE = VB + VEB
For NPN: VE = VB – VBE
Hence you can maximize gm by adjusting the value of VB (using the R1 and R2
voltage divider), and by reducing RE.
However, observe that reducing RE also reduces RL’.
f) Hence find a value of VB and then select RE from the Resistor Choices which is low
enough to produce high gm but not so low as to kill the value of RL’, and thereby
exceed the minimum gmRL’ found in (b) by >50% margin.
Ensure that both VB and VE must lie between your VCC2x supply rail and GND.
Summarize your design choices below, assuming |VBE| = 0.75V.
Note R1 and R2 are selected later, in 3.2.
VB (V) = BJT = PNP / NPN
VE (V) = RE () =
IC (mA) = RL’ () =
gm (1/) = gmRL’ =
g) Recall the maximum AC swing on vO given imic = 2uApk was designed to be 600
mVpk 10% (full-scale) in Assignment 1. Write down the maximum amplitude vo
that you simulated from Q5(d) in Assignment 1 below.
vo (mV pk) = (note this is half the pk-pk value)
Assuming perfect AC coupling such that vb = vo, we can obtain the superposition of
AC signals vb and ve on top of your DC bias points VB and VE:
vB = VB (DC) + vb (AC) = VB (DC) + vo (AC)
vE = VE (DC) + ve (AC) = VE (DC) + AVT·vo (AC)
Ensure that both vB and vE with their AC swings will stay between GND and VCC2x.
Check your conclusions by filling in this table:
< vB < @ vb (mV pk) =
< vE < @ ve (mV pk) =
4
If vB or vE exceed the minimum or maximum supply rails, then you must adjust the
DC bias points of VB and VE. Revise your values in (f) accordingly if needed.
3.2) Assuming =100, compute the required resistances R1, R2 (and simultaneously
verify your choice of RE) that will produce the Q-point you designed above, within a
5% error margin.
R1 () = RE () =
R2 () =
HINT: Recall that we can simplify the R2/(R1+R2) resistor divider as a Thevenin
equivalent source Veq and Req as shown below. An easy simplification in practice is to
ensure that the effect of IB is small enough to be insignificant, such that VB Veq. To
do so, we need small enough resistor values for R1 and R2 such that the voltage drop
IBReq is insignificant in Fig. 5.
VCC2x
(a)
RE (b)
VCC2x
VE
Req Req
VB VB Q1
Q1
Veq + VE
Veq + −
− IB IB
RE
Fig. 5. Exact calculation of (a) PNP and (b) NPN DC operating point
Assuming =100, choose fixed values for R1 and R2 such that the exact VB comes
within 5% of Veq. This implies that the current in the R1 and R2 resistor divider must
be 20x larger than the base current IB. Refer to this design guide for an example.
Note: use only 5% resistors of standard value from the Resistor Choices. Adjust your
component values for R1, R2 and RE to the closest match available. Make sure to use
the same method as taught in the BJT DC analysis tutorials, by first solving for IB
using =100. Show all your calculations.
IB (mA) = IBReq (V) =
Veq (V) = exact VB (V) =
5
3.3) This Class-A amplifier will be burning almost all the power in your electronic
stethoscope, and hence its power consumption must be carefully calculated to
estimate the battery life of your 2xAAA rechargeable cells.
AAA rechargeable cells are typically rated from 700mAh to 900mAh. Assuming you
design for the lowest capacity cell at 700mAh, it would be desirable to have at least
10h of battery life before a recharge. Hence the total DC current ITOT consumed (IR1 +
IE) in Fig. 3 or (IR2 + IE) in Fig. 4 should be < 700mAh / 10h = 70mA.
Using your value for the exact VB in 3.2, calculate exact values for IR1, IR2 and IE as
given in Fig. 3 or Fig. 4. Ensure that ITOT < 70mA by revising your choices for R1, R2
and RE if needed.
Finally, determine your expected battery life based on 700mAh AAA cells and ITOT.
Calculated Battery Life: 700mAh / ITOT = (hrs)
IR1 (mA) = IE (mA) =
IR2 (mA) = ITOT (mA) =
IB (mA) = (assumed) = ____100_____
Using the appropriate .OP simulation shown in Fig. 6 below to verify whether your
choices for R1, R2 and RE match with the exact Q-point calculated in 3.2 – 3.3.
Fig. 6. (a) PNP_OP.asc (b) NPN_OP.asc
Simulated Battery Life: 700mAh / ITOT = (hrs)
IR1 (mA) = IE (mA) =
IR2 (mA) = ITOT (mA) =
6
IB (mA) = (simulated) =
Attach your .OP results. If there are any differences >5% from your exact calculations
of 3.2 – 3.3, explain them below.
Answer:
To improve the accuracy of all further calculations, from now on you should use your
Simulated value of instead of the Assumed = 100.
Refer to the DC current gain hFE (another name for ) in the 2N3904 or 2N3906
datasheet. Besides the table, also refer to the current gain curve in Fig 11 (2N3904)
or Fig 9 (2N3906). Does it match your expectation for the Simulated value of ? Why?
Answer:
3.4) Now the DC analysis is complete, it’s time to determine the linearity and input
signal range of your emitter follower using a transient AC analysis.
In AC simulation, just as in practice, we will employ ±VCC supplies as shown below,
providing the BJT with the same positive and negative supply rails as the OPA344 .
For the opamp, use the same L2102A circuit you designed in Assignment 1, i.e. with
the same choice of RMIC, and AVCL you designed to produce vo = 600mVpk 10%.
You should not change the component values RMIC, CMIC, Ri, Rf and Rs from the ones
used in Assignment 1, unless they did not meet the original L2102A requirements. In
which case, you may update them to improve on your earlier results and explain the
reasons for your change.
Fig. 7. Connection of OPA344 to PNP Emitter Follower
7
Fig. 8. Connection of OPA344 to NPN Emitter Follower
a) Attach a screenshot of your completed mic+OPA344+PNP or NPN schematic with
all the highlighted parameter values set accordingly. (CI and CC will be set in 3.8)
b) calculate the input signal range for vb using the small-signal limit vbe < 5mV. Show
your working.
c) Determine the required value of imic that will make vO = 100mVpk (within 5%) and
run the transient simulation at that level
Note: this amplitude on vO is within the theoretical input signal range for vb.
Attach your .MEAS results, and report AV = vL/vO @ vO = 100mVpk ±5% as follows:
@ imic (uA pk) =
vL (mVpp) =
vO (mVpp) =
AV (V/V) =
d) Attach a screenshot of your vI, vO and vL waveforms as shown:
3.5) Now re-run the simulation with imic = 2uA pk (full-scale).
Note: this amplitude on vO will exceed the theoretical input signal range for vb.
Attach your .MEAS results, and report AV = vL/vO @ vO = 600mVpk ±10% as follows:
@ imic (uA pk) = 2
vL (mVpp) =
vO (mVpp) =
8
AV (V/V) =
Attach a screenshot of your vI, vO and vL waveforms as shown:
Compare the waveforms against those from 3.4. What does this tell you about the
linearity of this emitter follower?
Answer:
3.6) Calculate the amplifier’s input resistance Rin. Show your working and remember
to use the Simulated value of from 3.3.
Hence calculate the peak output current iOUT required from the OPA344 at your full-
scale output amplitude vO.
Rin () =
iOUT (mA pk) = @ vO (mV pk) = (full scale)
Has the distortion that was observed in L2102A gone away? Why or why not?
If you observe any distortion, attempt to fix it by making a design change and explain
the result, whether it is successful or not.
Answer:
3.7) Verify that your amplifier’s output resistance Rout is small enough to ensure the
effective output divider RL/(RL+Rout) > 0.95.
Show your working and remember to use the Simulated value of from 3.3.
Rout () = ____ RL/(RL+Rout) = __
The logic behind this output divider is based on representing the amplifier as a two-port
Thevenin equivalent model, as shown below in Fig. 9.
However, AVT in Fig. 9 must be calculated using RE only (instead of RL’), to avoid
double-counting RL later. This two-port approach is implied, but not used in EE2102
(due to our simplified usage of RL’). It is shown below for your reference.
9
Rin Rout
vin Rout vL
vout
+_ RI CI CC RL
vI +
Rin AVT vin
-
Output Load
Thevenin Input Two-port
Source Amplifier Model
Fig. 9. A general Two-Port Amplifier Model with Rin, AVT and Rout.
3.8) Up to now, we had assumed CI and CC were infinite, or “large enough” to be
treated as short-circuits at AC. Their values in simulation were set to 1F which are
unrealistic. Hence we must choose some real values for CI and CC from the Capacitor
Choices in lab. And we should not choose a larger capacitance than necessary, to
save on cost and size.
Determine the minimum required values for CI and CC to pass >20Hz AC signals,
selected from the Capacitor Choices.
Maximum XC for minimum required CI Calculated Rin:
XC () < for f > 20 Hz Rin () =
CI (uF) = (min. required) selected from Capacitor Choices
Maximum XC for minimum required CC Expected RL:
XC () < for f > 20 Hz RL () =
CC (uF) = (min. required) selected from Capacitor Choices
Update your LTspice plots for 3.4 and 3.5 with more realistic simulations that use these
minimum required values for CI and CC, so they will match better with your lab
measurements. Also update your schematic in 3.4(a) with the correct capacitor values.
Congratulations, your final design of L2102 is now complete!
p.s. the VU meter from L2102B should still be present and attached to vO but is not
shown in this assignment. Observe that the VU meter loading effect on vO will be
insignificant, compared to Rin.
10