0% found this document useful (0 votes)
80 views3 pages

2023VLSIAdvertisement A3

The document outlines a 6-week certified summer internship program on Microelectronics and VLSI design at Jadavpur University, starting June 26, 2023. It covers various topics including semiconductor device fabrication, FPGA prototyping, nano-sensors, VLSI verification, and EDA tool handling. Eligibility requires candidates to be at least in their 2nd year of B.E./B.Tech in relevant fields, with a course fee of Rs. 7,000 plus GST.

Uploaded by

Sukanta Bose
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
80 views3 pages

2023VLSIAdvertisement A3

The document outlines a 6-week certified summer internship program on Microelectronics and VLSI design at Jadavpur University, starting June 26, 2023. It covers various topics including semiconductor device fabrication, FPGA prototyping, nano-sensors, VLSI verification, and EDA tool handling. Eligibility requires candidates to be at least in their 2nd year of B.E./B.Tech in relevant fields, with a course fee of Rs. 7,000 plus GST.

Uploaded by

Sukanta Bose
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Offered by:

SHORT TERM CERTIFIED SUMMER INTERNSHIP


TRAINING ON

MICROELECTRONICS IC DESIGN &


TECHNOLOGY AND VLSI FABRICATION CENTRE
Department of
DESIGN Electronics &
Telecommunication
Engineering
 6 weeks, Course starts from 26th June, Jadavpur University,
2023 Kolkata – 700032
Website: www.jaduniv.edu.in
 10.30 AM to 5.00 PM, Monday to Friday E-mail: [email protected] Phone:
(033) 2457-2406 / 2414-6217
M: 9830157714, 9903402142

Fabrication and Characterization of semiconductor devices


 Mask Fabrication
 Hardware fabrication for all process of Microelectronics:
cleaning, etching, oxidation, diffusion, photolithography and
Metallization.
 Characterization of fabricated device.

FPGA based prototyping of Digital circuits


 Overview of CMOS logic gates
 Architectural design of digital circuits and logic synthesis
 FPGA-based prototyping

Nano-sensors: Technology and Application


 Smart nanomaterial for sensing applications
 Nano-sensor fabrication technologies
 Sensors with IoT.

VLSI verification Process


 Verification methodology and Verification process
 Reusable TB, Verification environment architecture
 Random coverage driven verification methodology
VLSI EDA tool handling
 Introduction to EDA Tools
 Netlist Using SPICE and layout design
 Programming using Verilog/ VHDL
 Verification of design using waveform editor
Analog MOS circuit
 Single stage MOS amplifier
 Active loads, Current source, current sink, current mirror
 Single stage CMOS OpAmp
Nanomaterial and Graphene
 Understanding of synthesis and characterization
 Confinement effect
 Application of nonmaterial
 Graphene synthesis characterization and application
Training Bus
Laboratory Facilities

Laboratory Handling
 Programming using Verilog/ VHDL
 Handling of different micro-fabrication techniques
 Fabrication of sensors
 Fabrication of Graphene material
 Handling of FPGA boards

Eligibility: The Candidate should be at least B.E./B.Tech 2nd Year and above in ECE / IEE
/ Electrical / CSE / IT or equivalent.

Admission: Application form will be issued from the IC Centre, Department of Electronics &
Telecommunication Engineering, 3rd Floor, Jadavpur University, Kolkata or download from our website
[www.jaduniv.edu.in or https://jadavpuruniversity.in]. Filled in application form shall be received at IC Centre
during Monday to Friday, 11 AM to 5 PM.

Course Fee: Rupees 7,000/- (20% discount for JU students) + 18% GST in demand draft should be drawn in
favour of “REGISTRAR, JADAVPUR UNIVERSITY”, in any Nationalized branches of payable at Kolkata. Once
deposited the course fee cannot be refunded. Hostel accommodation cannot be provided.

Enclosure: One copy of PP Size Photograph, Xerox copy of Madhyamik Admit Card / Birth Certificate, HS Mark
sheet, Semesters Mark sheet [Attested / Self Attested copies of Mark sheets / Certificates to be enclosed]
WHY THIS COURSE

Know Your Indian Market :: Know Your Global Market

Glimpse of IC Center outcomes:

Graphene set MEMS Mask designed


Nano crystalline MEMS switched Freq. synthesize chip and
silicon board level

Pressure sensor
Solar cell Methane sensor Micro heater Arsenic sensor

Generate Startup

You might also like