P105N3LL
P105N3LL
Features
Order code VDS RDS(on) max. ID
TAB
STP105N3LL 30 V 3.5 mΩ 150 A
Applications
• Switching applications
Figure 1. Internal schematic diagram
Description
' 7$% This device is an N-channel Power MOSFET
developed using the STripFET™ H6 technology,
with a new trench gate structure. The resulting
Power MOSFET exhibits very low RDS(on) in all
packages.
*
6
$0Y
Contents
1 Electrical ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2.1 Electrical characteristics (curves) ............................ 6
5 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
1 Electrical ratings
2 Electrical characteristics
Table 4. Static
Symbol Parameter Test conditions Min. Typ. Max. Unit
Drain-source breakdown
V(BR)DSS ID = 250 µA, VGS= 0 30 V
Voltage
Table 5. Dynamic
Symbol Parameter Test conditions Min Typ. Max. Unit
250 250
200 200
150 150
100 100
50 50
1V
0 0
0 1 2 3 4 VDS(V) 0 1 2 3 4 VGS(V)
8 2.80
6 2.70
4 2.60
2 2.50
0 2.40
0 20 40 60 80 Qg(nC) 0 20 40 60 80 ID(A)
1.2 ID=250µA
5000
1
4000
Ciss 0.8
3000
0.6
2000
0.4
1000 0.2
Coss
Crss
0 0
0 10 20 VDS(V) -55 -5 45 95 120 TJ(°C)
1.04
1.5
1.02
1
1
0.98
0.5 0.96
0.94
0 0.92
-55 -5 45 95 120 TJ(°C) -55 -5 45 95 145 TJ(°C)
1 TJ=-55°C
0.9
TJ=25°C
0.8
0.7
TJ=175°C
0.6
0.5
0.4
0 10 20 30 40 50 60 70 ISD(A)
3 Test circuits
Figure 13. Switching times test circuit for Figure 14. Gate charge test circuit
resistive load
VDD
12V 47kΩ
1kΩ
100nF
RL 2200 3.3
μF μF
VDD IG=CONST
VD Vi=20V=VGMAX 100Ω D.U.T.
VGS 2200
RG D.U.T. μF 2.7kΩ VG
PW
47kΩ
PW 1kΩ
AM01468v1 AM01469v1
Figure 15. Test circuit for inductive load Figure 16. Unclamped inductive load test circuit
switching and diode recovery times
L
A A A
D
FAST L=100μH VD
G D.U.T. DIODE 2200 3.3
μF μF VDD
S B 3.3 1000
B B μF μF
25 Ω VDD ID
D
RG S
Vi D.U.T.
Pw
AM01470v1 AM01471v1
Figure 17. Unclamped inductive waveform Figure 18. Switching time waveform
V(BR)DSS ton toff
tr tdoff tf
VD tdon
90% 90%
IDM
10%
ID 10% VDS
0
4 Package information
BW\SH$B5HYB7
A 4.40 4.60
b 0.61 0.88
b1 1.14 1.70
c 0.48 0.70
D 15.25 15.75
D1 1.27
E 10 10.40
e 2.40 2.70
e1 4.95 5.15
F 1.23 1.32
H1 6.20 6.60
J1 2.40 2.72
L 13 14
L1 3.50 3.93
L20 16.40
L30 28.90
∅P 3.75 3.85
Q 2.65 2.95
5 Revision history
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.