SLIS110 − APRIL 2003

features
DW PACKAGE
D Dual-Channel Knock Sensor Interface (TOP VIEW)
D Programmable Input Frequency Prescaler
(OSCIN) VDD 1 20 CH1P
GND 2 19 CH1N
D Serial Interface With Microprocessor (SPI) Vref 3 18 CH1FB
D Programmable Gain OUT 4 17 CH2FB
D Programmable Band-Pass Filter Center NC 5 16 CH2N
Frequency NC 6 15 CH2P
INT/HOLD 7 14 TEST
D External Clock Frequencies up to 24 MHz
CS 8 13 SCLK
− 4, 5, 6, 8, 10, 12, 16, 20, and 24 MHz XIN 9 12 SDI
D Programmable Integrator Time Constants XOUT 10 11 SDO
D Operating Temperature Range −40°C to
125°C

applications
D Engine Knock Detector Signal Processing
D Analog Signal Processing With Filter
Characteristics

description
The TPIC8101 is a dual-channel signal processing IC for detection of premature detonation in combustion
engine. The two sensor channels are selectable through the SPI bus. The knock sensor typically provides an
electrical signal to the amplifier inputs. The sensed signal is processed through a programmable band-pass filter
to extract the frequency of interest (engine knock or ping signals). The band-pass filter eliminates any engine
background noise associated with combustion. The engine background noise is typically low in amplitude
compared to the predetonation noise.
The detected signal is full-wave rectified and integrated by use of the INT/HOLD signal. The digital output from
the integration stage is either converted to an analog signal, passed through an output buffer, or be read directly
by the SPI.
This analog buffered output may be interfaced to an A/D converter and read by the microprocessor. The digital
output may be directly interfaced to the microprocessor.
The data from the A/D enables the system to analyze the amount of retard timing for the next spark ignition timing
cycle.
With the microprocessor closed-loop system, advancing and retarding the spark timing optimize the load/RPM
conditions for a particular engine (data stored in RAM).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

 
 
      ! "# Copyright  2003, Texas Instruments Incorporated
"     $  
% 
"" &'# " ( "  !' !"
(  !! #

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1



  

SLIS110 − APRIL 2003

functional block diagram

Vref

VDD/2 +

CH1P +

CH1N −

CH1FB Mux SAR

<1:10>
3rd Order AAF 10-Bit ADC
CH2P + fs = 200 kHz

CH2N −

CH2FB

Programmable
Programmable Programmable
Band-Pass Rectifier
Gain Integrator
Filter

DSP

R2R
10-Bit DAC + SPI
fs = 200 kHz Test Mode
− DSP Control

VDD GND OUT SDO SDI SCLK CS TEST INT/HOLD XIN XOUT

2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



  

SLIS110 − APRIL 2003

Terminal Functions
TERMINAL
TERMINAL TYPE DESCRIPTION
NAME NO.
(PULLUP/PULLDOWN)
VDD 1 I 5-V input supply
GND 2 I Ground connection
Vref 3 O Supply reference generator with external bypass capacitor
OUT 4 O Buffered integrator output
NC† 5, 6 No connection
INT/HOLD 7 I / Pulldown Selectable for integrate (high) or hold (low) mode (with internal pulldown)
CS 8 I / Pullup Chip select for SPI communications (active low with internal pullup)
XIN 9 I Inverter input for oscillator
XOUT 10 O Inverter output for oscillator
SDO 11 O Serial data output for SPI bus
SDI 12 I / Pullup Serial data input line
SCLK 13 I / Pullup SPI clock
TEST 14 I / Pullup Test mode (active low), open for normal operation
CH2P 15 I Positive input for amplifier #2
CH2N 16 I Negative input for amplifier #2
CH2FB 17 O Output of amplifier #2, for feedback connection
CH1FB 18 O Output of amplifier #1, for feedback connection
CH1N 19 I Negative input for amplifier #1
CH1P 20 I Positive input for amplifier #1
† These terminals are to be used for test purposes only and are no connected in the system application. No signal traces should be connected
to the NC terminals.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3



  

SLIS110 − APRIL 2003

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Regulated input voltage (see Notes 1 and 2), VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 7 V
Output voltage (see Notes 1 and 2), VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 7 V
Input voltage (see Notes 1 and 2), VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 7 V
DC input current on terminals CH1P, CH1N, CH2P, and CH2N (see Notes 1 and 2), IIN . . . . . . . . . . . . 2 mA
DC input voltage on terminals CH1P, CH1N, CH2P and CH2N (see Notes 1 and 2), VDCIN . . . . . . . . . . 14 V
Thermal impedance junction to ambient, θJA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120°C/W
Continuous power dissipation, PD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200 mW
Electrostatic discharge susceptibility (see Note 3), V(HBMESD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 kV
Operating ambient temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 125°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
Lead temperature (soldering, 10 sec), TLEAD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 265°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to GND.
2. Absolute negative voltage on these terminals is not to go below –0.5 V.
3. The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each terminal.

recommended operating conditions

MIN MAX UNITS
Regulated input voltage, VDD −0.3 5.5 V
Output voltage, VO −0.3 5.5 V
Input voltage, VIN 0.05 VDD − 0.05 V
DC input current on terminals CH1P, CH1N, CH2P, and CH2N, IIN −1 1 µA
DC input voltage on terminals CH1P, CH1N, CH2P, and CH2N, VDCIN Vref, (VDD/2) V
Continuous power dissipation, PD 100 mW

4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



  

SLIS110 − APRIL 2003

dc electrical characteristics, VDD = 5 V ±5%, input frequency before prescaler = 4 MHz to 20 MHz
(±0.5%), TA = −40°C to 125°C (unless otherwise specified)
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
IDD(Q) Quiescent current VDD = 5 V 7.5 mA
IDD(OP) Operating current VDD = 5 V, XIN = 8 MHz 20 mA
Vmid0 Midpoint voltage VDD = 5 V, ISource = 2 mA 2.3 2.5 2.55 V
Vmid1 Midpoint voltage VDD = 5 V, ISink = 2 mA 2.4 2.5 2.7 V
Vmid2 Midpoint voltage VDD = 5 V, IL = 0 mA 2.4 2.5 2.6 V
Rpull0 Internal pullup resistor CS, SDI, SCLK, TEST VIN = GND 30 kΩ
Rpull1 Internal pulldown resistor INT/HOLD VIN = VDD 20 kΩ
Input leakage current CS, SDI, SCLK, Measured at GND and VDD,
Ilkg ±3 µA
INT/HOLD, TEST VDD = 5.5 V = VIN
Low-level input voltage INT/HOLD, CS, 30% of
VIL
TEST, SDI, SCLK VDD
High-level input voltage INT/HOLD, CS, 70% of
VIH
TEST, SDI, SCLK VDD
VOL Low-level output voltage SDO ISink = 4 mA, VDD = 5 V 0.7 V
VOH High-level output voltage SDO ISource = 100 µA, VDD = 5 V 4.4 V
Measured at GND and VDD = 5 V,
Ilkg(OL) Low-level leakage current SDO −10 10 µA
SDO in high impedance
VOL(XOUT) Low-level output voltage ISink = 500 µA, VDD = 4.5 V 1.5 V
VOH(XOUT) High-level output voltage ISource = 500 µA, VDD = 5 V 4.4 V
Hysteresis voltage INT/HOLD, CS, XIN, SDI,
Vhyst 0.4 V
SCLK, TEST
Input Amplifiers
VDD – VDD –
VDD = 5 V, ISource = 100 µA
0.05 0.02
VOH(1) CH1FB and CH2FB high-level output voltage V
VDD –
VDD = 5 V, ISource = 2 mA
0.5
ISink = 100 µA 15 50
VOL(1) CH1FB and CH2FB low-level output voltage mV
ISink = 2 mA 500
Cross-coupling attenuation CH1FB and fin max(ch1) = 20 kHz, measured on
CATTEN 40 dB
CH2FB channel 2
Av Open-loop gain 60 100 dB
GBW Gain bandwidth product Input range 0.5 V to 4.5 V 1 2.6 MHz
VDD –
VIN Input voltage range 0.05 V
0.05
V(offset) Offset voltage at input −10 10 mV
CMRR Common-mode rejection ratio Inputs at Vmid fin = 0 to 20 kHz 60 80 dB
PM Phase margin Gain = 1, CL = 200 pF, RL = 100 kΩ 45 deg
Prescaler, XIN
VDD = Vmin, oscillator inverter biased
VOSC Minimum input peak amplitude 150 mV
feedback resistor 1 MΩ, fosc = 24 MHz
CIN Input capacitance Assured by design 7 pF
Ilkg(XIN) Leakage current −1 1 µA

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5



  

SLIS110 − APRIL 2003

dc electrical characteristics, VDD = 5 V ±5%, input frequency before prescaler = 4 MHz to 20 MHz
(±0.5%), TA = −40°C to 125°C (unless otherwise specified) (continued)
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
Multiplexer
Cross-coupling attenuation (assured by fin max(ch1) = 20 kHz, measured on
CATTEN 40 dB
design) channel 2
Anti-Aliasing Filter
fc‡ Cut-off frequency at –3 dB 35 45 55 kHz
Response 1 kHz to 20 kHz referenced to 70-mV RMS, input: CH1FB or CH2FB,
BW −1 −0.5 1 dB
1 kHz output: OUT
70-mV RMS, input: CH1FB or CH2FB,
ATTEN Attenuation at 100 kHz referenced to 1 kHz −10 −15 dB
output: OUT
Analog-to-Digital Converter
fs Sampling frequency For all frequencies stated 198 200 202 kHz
AR Analog resolution 10 Bit
ADNL Differential linearity error (DNL) 1 Bit
AINL Linearity error (INL) 1 Bit
Digital-to-Analog Converter
fs(DA) Sampling frequency 198 200 202 kHz
DR Resolution at 200 kHz 10 Bit
DDNL Differential linearity error (DNL) (Vreset < DACout < 0.98 VDD) −1 1 LSB
DINL Linearity error (INL) (Vreset < DACout < 0.98 VDD) −2.5 2.5 LSB
Repeatability (for characterization purposes
DRNIL −1 1 LSB
only)
Output Buffer
VDD – VDD –
VOH High-level output voltage VDD = 5 V, ISource = 2 mA V
0.2 0.15
VOL Low-level output voltage VDD = 5 V, ISink = 2 mA 120 175 mV
Av Open-loop gain IO = ±2 mA 60 100 dB
G Output gain IO = ±2 mA 1
CL = 0 to 22 nF, max slew rate,
Vripple Ripple voltage 10 mV
12 mV/µs from Vreset to 4 V
CL = 0 to 22 nF, max slew rate,
ts Settling time 12 mV/µs from Vreset to 4 V, 20 µs
output: ±0.5 LSB
‡ fc is programmable (see Table 1).

6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



  

SLIS110 − APRIL 2003

ac electrical characteristics, VDD = 5 V ±5%, TA = −40°C to 125°C (unless otherwise specified)

DESCRIPTION MIN TYP MAX UNITS
fSPI SPI frequency 5 MHz
t1 Time from CS falling edge to SCLK rising edge 10 ns
t2 Time from CS falling edge to SCLK falling edge 80 ns
t3 Time for SCLK to go high 60 ns
t4 Time for SCLK to go low 60 ns
t5 Time from last SCLK falling edge to CS rising edge 80 ns
t6 Time from SDI valid to falling edge of SCLK 60 ns
t7 Time for SDI valid after falling edge of SCLK 10 ns
t8 Time after CS rises until INT/HOLD to go high 8 ns
t9 Time between two words for transmitting 170 ns
t10 Time for SDO valid after SDI on bus, at VDD = 5 V and load = 20 pF 40 ns

t2 t9

t3 t8
t1 t5 t1

t4
CS

SCLK

SDI XXX MSB 6 5 4 3 2 1 LSB

t7
t6
INT/HOLD

SDO XXX MSB 6 5 4 3 2 1 LSB

t10

Figure 1. Serial Peripherial Interface (SPI)

This is an 8-bit SPI protocol used to communicate with the microcontroller in the system for setting various
operating parameters.
When CS is held high, the signals on the SCLK and SDI lines are ignored and SDO is forced into a
high-impedance state. SCLK must be low when CS is asserted low.
On each falling edge of the SCLK pulse after CS is asserted low, the new byte is serially shifted into the register.
The most significant bit (MSB) is shifted first. Only eight bits in a frame are acceptable. When a number of bits
shifted is different than the value eight, the information is ignored and the register retains the old setting.
The shift register transfers the data into a latch register after the eighth SCLK clock pulse and when CS
transitions from low to high (see Figure 1).
The function of the integration mode is to ignore any SPI frame transmission when the INT/HOLD bit = 1. In the
hold mode with INT/HOLD = 0, all necessary bytes may be transmitted.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7



  

SLIS110 − APRIL 2003

function principle
The TPIC8101 is designed for knock sensor signal conditioning in automotive applications. The device is an
analog interface between the engine acoustical sensors or accelerometers and the fuel management systems
of a gasoline engine. The two wide-band amplifiers process signals from the piezoelectric sensors. Outputs of
the amplifiers feed a channel select mux switch and then a 3rd order antialiasing filter. This signal is converted
using an analog-to-digital conversion (10 bits with a sampling frequency of 200 kHz) prior to the gain stage.
The gain stage is adjustable via the SPI to compensate for the knock energies. The gain setting is selectable
up to 64 values ranging from 0.111 to 2.0.
The output of the gain stage feeds a band-pass filter circuit to process the particular frequency component
associated with the engine and transducer.
The band-pass filter has a gain of two and a center frequency range between 1.22 kHz and 19.98 kHz (64-bit
selection). The output from this stage is internally clamped.
The output from the band-pass filter is full-wave rectified with its output clamped below VDD.
The full-wave rectified signals are integrated using an integrator time constant set by the SPI and integration
time window set by the pulse width of INT/HOLD. At the start of each knock window, the integrator output is reset.
The output of the integrator is internally clamped and the digital output may be directly interfaced to the
microprocessor.
The integrated signal is converted to an analog format by a 10-bit DAC. The microprocessor may interface to
this signal, reads this data, and adjusts the spark ignition timing to optimize fuel efficiency related to load versus
engine RPM.

description of the functional terminals

supply voltage (VDD)
The VDD terminal is the input supply for the IC, typically 5 V ±5% tolerant. A noise filter capacitor of 4.7 µF (typ)
is required on this terminal to ensure stability of the internal circuits.
ground (GND)
The GND terminal is connected to the system ground rail.
reference supply (Vref)
The Vref is an internally generated supply reference voltage for biasing the amplifier inputs. The terminal is used
to decouple any noise in the system by placing an external capacitor of 22 nF (typ).
buffered integrator output (OUT)
The OUT terminal is the output of the integrated signal. This is an analog signal interfaced to the microprocessor
A/D channel for data acquisition. A capacitor of 2.2 nF is used to stabilize the signal output.
integration/hold mode selection (INT/HOLD)
The INT/HOLD is an input control signal from the microprocessor to select either to integrate the sensed signal
or to hold the data for acquisition. There is an internal pulldown on this terminal (default HOLD mode).
chip select for SPI (CS)
The CS terminal allows serial communication to the IC through the SPI from a master controller. The chip select
is active low with an internal pullup (default inactive).

8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



  

SLIS110 − APRIL 2003

description of the functional terminals (continued)

oscillator input (XIN)
The XIN terminal is the input to the inverter used for the oscillator circuit. An external clock signal from the MCU,
crystal, or ceramic resonator is configured with resistors and capacitors. To bias the inverter, a resistor (1 MΩ
typ) is placed across XIN and XOUT.
This clock signal is prescaled to set the internal sampling frequency of the A/D converter.
oscillator output (XOUT)
The XOUT terminal is the output of the inverter used for the oscillator circuit.
data output (SDO)
The SDO output is the SPI data bus reporting information back to the microprocessor. This is a 3-state output
with the output set to high-impedance mode when CS is pulled to VDD. The high-impedance state can also be
programmed by setting a bit in the prescale word which takes precedence over the CS setting. The output is
disabled when the CS terminal is pulled high (VDD).
data input (SDI)
The SDI terminal is the communication interface for data transfer between the master and slave components.
The SDI has an internal pullup to VDD; the data stream is in 8-bit word format.
serial clock (SCLK)
The SCLK output signal is used for synchronous communication of data. Typically, the output from the master
clock is low with the IC having an internal pullup resistor to VDD. The data is clocked to the internal shift register
on the falling clock edge.
test (TEST)
The TEST terminal, when pulled low, allows the IC to enter the test mode. During normal operation, this terminal
is left open or tied high (VDD). There is an internal pullup to VDD (default).
feedback output for amplifiers (CH1FB and CH2FB)
The CHXFB are amplifier outputs for the sensor signals. The gain of the respective amplifiers is set using the
CHXFB and CHX input terminals (see Figure 1).
input amplifiers (CH1P, CH1N, CH2P, and CH2N)
CH1P, CH1N, CH2P, and CH2N are the inputs for the two amplifiers which interface to the external knock
sensors.
The gain is set by external resistors R1 and R2. The inputs and outputs of the amplifier are rail-to-rail compatible
to the supply VDD.
An internal multiplexer selects the desired sensor signal to process programmable through the SPI.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9



  

SLIS110 − APRIL 2003

R2

C
CH1N
−
R1
Knock Sensor 1 CH1P + CH1FB

Vref

CH2P + CH2FB
C R1
−
CH2N
Knock Sensor 2

R2

NOTE: The series capacitor C is not mandatory and may be removed in some application circuits.
Figure 2. Input Signal Configuration
Table 1. Integrator Programming
INTEGRATOR TIME BAND-PASS BAND-PASS
DECIMAL DECIMAL VALUE
CONSTANT FREQUENCY GAIN FREQUENCY GAIN
VALUE (D4…D0) (D5…D0)
(µSEC) (kHz) (kHz)
0 40 1.22 2 32 4.95 0.421
1 45 1.26 1.882 33 5.12 0.4
2 50 1.31 1.778 34 5.29 0.381
3 55 1.35 1.684 35 5.48 0.364
4 60 1.4 1.6 36 5.68 0.348
5 65 1.45 1.523 37 5.9 0.333
6 70 1.51 1.455 38 6.12 0.32
7 75 1.57 1.391 39 6.37 0.308
8 80 1.63 1.333 40 6.64 0.296
9 90 1.71 1.28 41 6.94 0.286
10 100 1.78 1.231 42 7.27 0.276
11 110 1.87 1.185 43 7.63 0.267
12 120 1.96 1.143 44 8.02 0.258
13 130 2.07 1.063 45 8.46 0.25
14 140 2.18 1 46 8.95 0.236
15 150 2.31 0.944 47 9.5 0.222
16 160 2.46 0.895 48 10.12 0.211
17 180 2.54 0.85 49 10.46 0.2
18 200 2.62 0.81 50 10.83 0.19
19 220 2.71 0.773 51 11.22 0.182
20 240 2.81 0.739 52 11.65 0.174
21 260 2.92 0.708 53 12.1 0.167
22 280 3.03 0.68 54 12.6 0.16
23 300 3.15 0.654 55 13.14 0.154

10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



  

SLIS110 − APRIL 2003

Table 1. Integrator Programming (Continued)

INTEGRATOR TIME BAND-PASS BAND-PASS
DECIMAL DECIMAL VALUE
CONSTANT FREQUENCY GAIN FREQUENCY GAIN
VALUE (D4…D0) (D5…D0)
(µSEC) (kHz) (kHz)
24 320 3.28 0.63 56 13.72 0.148
25 360 3.43 0.607 57 14.36 0.143
26 400 3.59 0.586 58 15.07 0.138
27 440 3.76 0.567 59 15.84 0.133
28 480 3.95 0.548 60 16.71 0.129
29 520 4.16 0.5 61 17.67 0.125
30 560 4.39 0.471 62 18.76 0.118
31 600 4.66 0.444 63 19.98 0.111

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11



  

SLIS110 − APRIL 2003

PRINCIPLES OF OPERATION

system transfer equation

The output voltage may be derived from:
t
V +V A A A A INT A )V
O IN IN P BP INT t O RESET
C
where:
VIN = Input voltage peak (amplitude)
VO = Output voltage
AIN = Input amplifier gain setting
AP = Programmable gain setting
ABP = Gain of band-pass filter
AINT = Gain of integrator
tINT = Integration time from 0.5 ms to 10 ms
AO = Output buffer gain
τC = Programmable integrator time constant
VRESET = Reset voltage from which the integration operation starts
If ABP = AINT = 2 and AIN = AO = 1,
then
8 t
V +V A INT ) V
O IN P P t RESET
C

programming in normal mode (TEST = 1)

To enable programming in the normal mode, the TEST terminal must be high. Communication is through the
SPI and the CS terminal is used to enable the IC. The information on the SDI line consists of two parts: address
and data.
After power up, the SPI is in default mode (see Table 2).

default SPI mode

The SPI is in the default mode on the power up sequence. In this case, the SDO directly equals the SDI (echo
function). In this mode, five commands can be transmitted by the master controller to configure the IC (see
Table 2).

12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



  

SLIS110 − APRIL 2003

PRINCIPLES OF OPERATION

Table 2. Default SPI Mode

NO. CODE COMMAND (t) DATA RESPONSE (t)
1 010 D[4:0] Set the prescaler and SDO status OSCIN frequency SDI
D[4:1]=0000=> 4 MHz (010 D[4:0] )
D[4:1]=0001=> 5 MHz
D[4:1]=0010=> 6 MHz
D[4:1]=0011=> 8 MHz
D[4:1]=0100=> 10 MHz
D[4:1]=0101=> 12 MHz
D[4:1]=0110=> 16 MHz
D[4:1]=0111=> 20 MHz
D[4:1]=1000=> 24 MHz
D[0]=0 => SDO active
D[1]=1=> SDO high impedance
2 1110 000 D[0] Select the channel D[0]=0 => Channel 1 selected SDI
D[1]=1=> Channel 2 selected (1110 000 D[0])
3 00 D[5:0] Set the band-pass center frequency D[5:0] (see Table 1) SDI
(00 D[5:0])
4 10 D[5:0] Set the gain D[5:0] (see Table 1) SDI
(10 D[5:0])
5 110 D[4:0] Set the integration time constant D[4:0] (see Table 1) SDI
(100 D[4:0])
6 0111 0001 Set SPI configuration to the advanced mode None SDI
(0111 0001)
NOTE: Command #6 is to enter into the advanced mode.

advanced SPI mode

The advanced SPI mode has additional features to the default SPI mode. A control byte is written to the SDI
and shifted with the MSB first. The response byte on the SDO is shifted out with the MSB first. The response
byte corresponds to the previous command. Therefore, the SDI shifts in a control byte n and shifts out a
response command byte n−1. Each control/response pair of commands requires two full 8-bit shift cycles to
complete a transmission. The control bytes with the expected response are shown in Table 3.
In the advanced SPI mode, only a power-down condition may reset the SPI mode to the default state on the
subsequent power-up cycle.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 13



  

SLIS110 − APRIL 2003

PRINCIPLES OF OPERATION

Table 3. Advanced SPI Mode

NO. CODE COMMAND (t) DATA RESPONSE (t)
1 010 D[4:0] Set the prescaler and SDO status OSCIN frequency Byte 1 (D7 to D0) of the digital
D[4:1]=0000=> 4 MHz integrator output
D[4:1]=0001=> 5 MHz
D[4:1]=0010=> 6 MHz
D[4:1]=0011=> 8 MHz
D[4:1]=0100=> 10 MHz
D[4:1]=0101=> 12 MHz
D[4:1]=0110=> 16 MHz
D[4:1]=0111=> 20 MHz
D[4:1]=1000=> 24 MHz
D[0]=0 => SDO active
D[1]=1=> SDO high impedance
2 1110 000 D[0] Select the channel D[0]=0 => Channel 1 selected D9 to D8 of digital integrator
D[1]=1=> Channel 2 selected output followed by six zeros

3 00 D[5:0] Set the band-pass center D[5:0] (see Table 1) Byte 1 (MSB) of the 00000001
frequency
4 10 D[5:0] Set the gain D[5:0] (see Table 1) Byte 2 (LSB) 11100000

5 110 D[4:0] Set the integration time constant D[4:0] (see Table 1) SPI configuration
(MSB)01110001(LSB)

6 0111 0001 Set SPI configuration to the None Inverted SPI configuration
advanced mode (MSB)10001110(LSB)

digital data output from the TPIC8101

digital output
D Digital integrator output (10 bits, D[9:0])
D First response byte (MSB): 8 bits for D7 to D0 of the integrator output
D Second response byte (LSB): 2 bits for D9 to D8 of the integrator output followed by six zeros

14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



  

SLIS110 − APRIL 2003

programming examples
prescaler/SDO status
D 01000101 programs an input frequency of 6 MHz with SDO terminal in high impedance.
channel selection
D 1110001 selects channel 2.
band-pass frequency
D 00100111 programs a band-pass filter with center frequency of 6.37 kHz.
gain control
D 10010100 programs the gain with attenuation of 0.739.
integrator time constant
D 11000011 programs integrator time constant of 55 µs. The binary values are in Table 1 through Table 3.

programming in TEST mode (TEST = 0)

To enter test mode, the TEST terminal must be low. See Table 4 for the signal that may be accessed in this mode.

Table 4. Programming in TEST Mode

SDI COMMAND
NO. TEST DESCRIPTION RESPONSE NOTE
MSB…….LSB
T1 AAF individual test 1111 0000 ADC clock Deactivates the input and output op amps
AAF input connected to CH1FB terminal
AAF output connected to OUT terminal
T2 In-line test to AAF output 1111 0000 None Deactivates the output op amp
AAF output connected to OUT terminal
T3 Output buffer individual test 1111 0010 None Opens the feedback loop of the output buffer and
deactivates the input op amp and AAF
CH1FB connected to positive input terminal of op amp
CH2FB connected to negative input terminal of op amp
T4 ADC/DAC individual test 1111 0011 ADC data Deactivates the input op amps and AAF
(with the output buffer) INT/HOLD = ADC_Sync
OSCIN = ADC_SCLK
DAC shifted in from SDI terminal
T5 ADC/DAC individual test 1111 0100 ADC data Deactivates the input op amps, AAF, and output buffer
(without the output buffer) INT/HOLD = ADC_Sync
OSCIN = ADC_SCLK
DAC is shifted in from SDI terminal
T6 In-line test to ADC output 1111 0011 ADC data INT/HOLD = ADC_Sync
OSCIN = ADC_SCLK
DAC shifted in from SDI terminal
T7 Reading of digital clamp flag 1111 1000 Clamp flag D[2:0] Implies command 6 (advanced SPI mode)
D[0]: Gain stage clamp status
D[1]: BPF stage clamp status
D[2]: INT stage clamp status
D=0 => No clamp activated
D=1 => Clamp activated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 15



  

SLIS110 − APRIL 2003

TYPICAL CHARACTERISTICS

Input Signal

Int/Hold Signal

Output Signal

Figure 3. Amplified Input Signal Process

Input Signal

Int/Hold Signal

Output Signal

Figure 4. Input Signal Processing

16 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



  

SLIS110 − APRIL 2003

application schematic

VDD
OUT
4.7 µF
A/D
R2
CH1FB
3.3 nF
CS
CH1N
R1 SCLK
Knock Sensor 1
TPIC8101 SDI
CH1P
SDO
Microprocessor
Vref TEST
100 nF
INT/HOLD
CH2P

XIN
R2
CH2FB 1 kΩ
3.3 nF XOUT
CH2N 1 MΩ
R1
Knock Sensor 2 GND

NOTE: R1 is greater than 25 kΩ.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 17

 IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:

Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DSP dsp.ti.com Broadband www.ti.com/broadband
Interface interface.ti.com Digital Control www.ti.com/digitalcontrol
Logic logic.ti.com Military www.ti.com/military
Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security www.ti.com/security
Telephony www.ti.com/telephony
Video & Imaging www.ti.com/video
Wireless www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright  2003, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

 Texas Instruments
http://www.ti.com

This file is the datasheet for the following electronic components:

TPIC8101 - http://www.ti.com/product/tpic8101?HQS=TI-null-null-dscatalog-df-pf-null-wwe

TPIC8101DW - http://www.ti.com/product/tpic8101dw?HQS=TI-null-null-dscatalog-df-pf-null-wwe

TPIC8101DWR - http://www.ti.com/product/tpic8101dwr?HQS=TI-null-null-dscatalog-df-pf-null-wwe