The document outlines the curriculum for the Computer Science and Engineering IV-Semester course on Computer Organization and Architecture at Rajiv Gandhi Proudyogiki Vishwavidyalaya, Bhopal. It covers objectives, basic computer structure, control unit organization, computer arithmetic, I/O organization, memory organization, and multiprocessors, along with practical exercises. Reference books for further reading are also provided.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0 ratings0% found this document useful (0 votes)
16 views
CS-404-COA_Syllabus
The document outlines the curriculum for the Computer Science and Engineering IV-Semester course on Computer Organization and Architecture at Rajiv Gandhi Proudyogiki Vishwavidyalaya, Bhopal. It covers objectives, basic computer structure, control unit organization, computer arithmetic, I/O organization, memory organization, and multiprocessors, along with practical exercises. Reference books for further reading are also provided.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2
RAJIV GANDHI PROUDYOGIKI VISHWAVIDYALAYA, BHOPAL
New Scheme Based On AICTE Flexible Curricula
Computer Science and Engineering, IV-Semester
CS404 Computer Org. & Architecture
Objectives: Students to be familiarize the basic principles of computer architecture, Design
and Multi Processing, Types of data transfer, Concept of semi conductor memories which is useful for research work in field Computer System.
Basic Structure of Computer: Structure of Desktop Computers, CPU: General Register
Organization-Memory Register, Instruction Register, Control Word, Stack Organization, Instruction Format, ALU, I/O System, bus,CPU and Memory Program Counter, Bus Structure, Register Transfer Language-Bus and Memory Transfer, addressing modes. Control Unit Organization: Basic Concept of Instruction, Instruction Types, Micro Instruction Formats, Fetch and Execution cycle, Hardwired control unit, Micro- programmed Control unit microprogram sequencer Control Memory, Sequencing and Execution of Micro Instruction. Computer Arithmetic: Addition and Subtraction, Tools Compliment Representation, Signed Addition and Subtraction, Multiplication and division, Booths Algorithm, Division Operation, Floating Point Arithmetic Operation. design of Arithmetic unit I/O Organization:I/O Interface –PCI Bus, SCSI Bus, USB, Data Transfer: Serial, Parallel, Synchronous, Asynchronous Modes of Data Transfer, Direct Memory Access(DMA), I/O Processor. Memory Organization: Main memory-RAM, ROM, Secondary Memory –Magnetic Tape, Disk, Optical Storage, Cache Memory: Cache Structure and Design, Mapping Scheme, Replacement Algorithm, Improving Cache Performance, Virtual Memory, memory management hardware Multiprocessors: Characteristics of Multiprocessor, Structure of Multiprocessor-Inter- processor Arbitration, Inter-Processor Communication and Synchronization. Memory in Multiprocessor System, Concept of Pipelining, Vector Processing, Array Processing, RISC And CISC, Study of Multicore Processor –Intel, AMD. Reference Books: 1.Morris Mano , “Computer System Organization ”PHI 2.Alan Clements: “Computer Organization and Architecture”, Cengage Learning 3.Subrata Ghosal: “Computer Architecture and Organization”, Pearson 4.William stalling ,“Computer Architecture and Organization” PHI 5.M. Usha, T.S. Shrikant: “Computer System Architecture and Organization”, Willey India 6.Chaudhuri, P.Pal: “Computer Organization and Design”, PHI 7.Sarangi: “Computer Organization and Architecture”,Mc-Graw Hills Computer Org.& Architecture (List of Practicals) 1. Study of Multiplexer and Demultiplexer 2. Study of Half Adder and Subtractor 3. Study of Full Adder and Subtractor 4. WAP to add two 8 bit numbers and store the result at memory location 2000 5. WAP to multiply two 8 bit numbers stored at memory location 2000 and 2001 and stores the result at memory location 2000 and 2001. 6. WAP to add two 16-bit numbers. Store the result at memory address starting from 2000. 7. WAP which tests if any bit is '0' in a data byte specified at an address 2000. If it is so, 00 would be stored at address 2001 and if not so then FF should be storedat the same address. 8. Assume that 3 bytes of data are stored at consecutive memory addresses of the data memory starting at 2000. Write a program which loads register C with (2000), i.e. with data contained at memory address2000, D with (2001), E with (2002) and A with (2001). 9. Sixteen bytes of data are specified at consecutive data-memory locations starting at 2000. Write a program which increments the value of all sixteen bytes by 01. 10. WAP to add t 10 bytes stored at memory location starting from 3000. Store the result at memory location 300A