TI Information - Selective Disclosure

AMC7908
www.ti.com SLASFC8 – AUGUST 2024 – REVISED AUGUST 2024

5.9 Typical Characteristics

at TA = 25°C, VDD = 5V, VIO = 1.8V, negative output range: VCC = GND and VSS = –11V, DAC outputs unloaded (unless
otherwise noted)

1 4
0.8 3
Differenetial Nonlinearity (LSB)

0.6

Integral Nonlinearity (LSB)

2
0.4
0.2 1

0 0
-0.2 -1
-0.4
-2
-0.6
-0.8 -3

-1 -4
0 2048 4096 6144 8192 0 2048 4096 6144 8192
Code Code

Figure 5-3. DAC DNL vs Digital Input Code Figure 5-4. DAC INL vs Digital Input Code
1
DNL MAX
DNL MIN
Differential Nonlinearity (LSB)

0.5

-0.5

-1
-40 -25 -10 5 20 35 50 65 80 95 110 125
Te mperature (°C)

Figure 5-5. DAC TUE vs Digital Input Code Figure 5-6. DAC DNL vs Temperature
4 0.08
INL MAX
3 INL MIN 0.06
Total Adjusted Error (%FSR)
Integral Nonlinearity (LSB)

2 0.04

1 0.02

0 0

-1 -0.02

-2 -0.04

-3 -0.06

-4 -0.08
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Te mperature (°C) Te mperature (°C)
Error after one point calibration at 20°C
Figure 5-7. DAC INL vs Temperature Figure 5-8. DAC Total Adjusted Error vs Temperature

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 11

 TI Information - Selective Disclosure

AMC7908
SLASFC8 – AUGUST 2024 – REVISED AUGUST 2024 www.ti.com

5.9 Typical Characteristics (continued)

at TA = 25°C, VDD = 5V, VIO = 1.8V, negative output range: VCC = GND and VSS = –11V, DAC outputs unloaded (unless
otherwise noted)

30 0.5
0.4
20
0.3
0.2

Gain Error (%FSR)

Offset Error (mV)

10
0.1
0 0
-0.1
-10
-0.2
-0.3
-20
-0.4
-30 -0.5
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Te mperature (°C) Te mperature (°C)

Figure 5-9. DAC Offset Error vs Temperature Figure 5-10. DAC Gain Error vs Temperature
0 0.75

-5 0.5
Full Scale Error (%FSR)
Zero Scale Error (mV)

-10
0.25
-15
0
-20
-0.25
-25

-30 -0.5

-35 -0.75
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Te mperature (°C) Te mperature (°C)
DAC code = 0x1FFF DAC code = 0x0000
Figure 5-11. DAC Zero-Scale Error vs Temperature Figure 5-12. DAC Full-Scale Error vs Temperature
10 10
-40°C DACA1 -40°C DACA1
25°C DACA1 25°C DACA1
125°C DACA1 125°C DACA1
DAC Output from VCC (V)

-40°C OUTA0 -40°C OUTA0

DAC Output from VSS (V)

1 1
25°C OUTA0 25°C OUTA0
125°C OUTA0 125°C OUTA0

0.1 0.1

0.01 0.01

0.001 0.001
0.1 1 10 100 200 0.1 1 10 100 200
Source Current (mA) Sink Current (mA)
DACA1 code = 0x1FFF VSS = –10V DACA1 code = 0x0000 VSS = –10V
OUTA0 code = 0x1FFF OUTA0 code = 0x0000
Figure 5-13. DAC Headroom vs High-Mode Sourcing Current Figure 5-14. DAC Headroom vs High-Mode Sinking Current

12 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

 TI Information - Selective Disclosure

AMC7908
www.ti.com SLASFC8 – AUGUST 2024 – REVISED AUGUST 2024

5.9 Typical Characteristics (continued)

at TA = 25°C, VDD = 5V, VIO = 1.8V, negative output range: VCC = GND and VSS = –11V, DAC outputs unloaded (unless
otherwise noted)

10 10
-40°C DACA1 -40°C DACA1
25°C DACA1 25°C DACA1
125°C DACA1 125°C DACA1
DAC Output from VCC (V)

-40°C OUTA0 -40°C OUTA0

DAC Output from VSS (V)

1 1
25°C OUTA0 25°C OUTA0
125°C OUTA0 125°C OUTA0

0.1 0.1

0.01 0.01

0.001 0.001
0.1 1 10 100 0.1 1 10 100
Source Current (mA) Sink Current (mA)
DACA1 code = 0x1FFF VSS = –10V DACA1 code = 0x0000 VSS = –10V
OUTA0 code = 0x1FFF OUTA0 code = 0x0000
Figure 5-15. DAC Headroom vs Normal-Mode Sourcing Current Figure 5-16. DAC Headroom vs Normal-Mode Sinking Current
10 10
-40°C DACA1 -40°C DACA1
25°C DACA1 25°C DACA1
125°C DACA1 125°C DACA1
DAC Output from VCC (V)

-40°C OUTA0 -40°C OUTA0

DAC Output from VSS (V)

1 1
25°C OUTA0 25°C OUTA0
125°C OUTA0 125°C OUTA0

0.1 0.1

0.01 0.01

0.001 0.001
0.1 1 10 50 0.1 1 10 50
Source Current (mA) Sink Current (mA)
DACA1 code = 0x1FFF VSS = –10V DACA1 code = 0x0000 VSS = –10V
OUTA0 code = 0x1FFF OUTA0 code = 0x0000
Figure 5-17. DAC Headroom vs Low-Mode Sourcing Current Figure 5-18. DAC Headroom vs Low-Mode Sinking Current
-2 20

-2.5 15
0.1Hz to 10Hz Noise (µV)

10
-3
5
DAC Output (V)

-3.5
0
-4
-5
-4.5
-10

-5 -15
Unloaded
1µF
-5.5 -20
-5 0 5 10 15 20 25 30 35 40 45 50 55 0 2 4 6 8 10
Time (µs) Time (s)
DAC step size: –5V to –2.5V DAC code = 0x1000
Figure 5-19. DAC Settling Time vs Capacitive Load Figure 5-20. DAC Output Noise, 0.1Hz to 10Hz

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 13

 TI Information - Selective Disclosure

AMC7908
SLASFC8 – AUGUST 2024 – REVISED AUGUST 2024 www.ti.com

5.9 Typical Characteristics (continued)

at TA = 25°C, VDD = 5V, VIO = 1.8V, negative output range: VCC = GND and VSS = –11V, DAC outputs unloaded (unless
otherwise noted)

2500 7
6.5 OUT to VSS
OUT to DACA0
Noise Spectral Density (nV/Hz)

6 OUT to DACA1
2000
5.5

Switch Resistance ()

5
1500 4.5
4
1000 3.5
3
2.5
500
2
1.5
0 1
10 100 1000 10000 100000 -40 -25 -10 5 20 35 50 65 80 95 110 125
Frequency (Hz) Te mperature (°C)
DAC code = 0x1000 DAC code = 0x1000
Figure 5-21. DAC Output Noise Density vs Frequency Figure 5-22. Switch Resistance vs Temperature
4 8
DRVEN0 DRVEN0
DACA0 (1µF) 6 VSS
2 OUTA0 (1nF) DACA1 (1nF)
VSS 4
0
2
Voltage (V)

Voltage (V)

-2 0

-2
-4
-4
-6
-6

-8 -8
-1 0 1 2 3 4 5 6 7 8 9 -10 0 10 20 30 40 50 60
Time (µs) Time (µs)

DACA0 output = –2.5V CL = 1nF DACA1 output = –2.5V CL = 1nF

VSS = –7V VSS = –7V
Figure 5-23. OUT Pin: DAC to VSS Switch Response Figure 5-24. DACA1 Pin: DACA1 to VSS Switch Response
4
DRVEN0
DACA0 (1µF)
2 OUTA0 (1nF)
DACA1 (1µF)

0
Voltage (V)

-2

-4

-6

-8
-1 0 1 2 3 4 5 6 7 8 9
Time (µs)

DACA0 output = –2.5V CL = 1nF

DACA1 output = –7V
Figure 5-25. OUT Pin: DAC to DAC Switch Response Figure 5-26. Negative Output Range Start-Up Sequence

14 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

 TI Information - Selective Disclosure

AMC7908
www.ti.com SLASFC8 – AUGUST 2024 – REVISED AUGUST 2024

5.9 Typical Characteristics (continued)

at TA = 25°C, VDD = 5V, VIO = 1.8V, negative output range: VCC = GND and VSS = –11V, DAC outputs unloaded (unless
otherwise noted)

6 240 15
VCC
5 VDD 200
VIO 10
4 DACA0 160

Output Voltage (mV)

OUTA0
Supply Voltage (V)

Offset Error (mV)

DACA1 5
3 120

2 80 0

1 40
-5
0 0
-10
-1 -40

-2 -80 -15
-200 -100 0 100 200 300 400 500 600 -40 -25 -10 5 20 35 50 65 80 95 110 125
Time (µs) Te mperature (°C)

VCC = 5.5V VSS = GND

Figure 5-27. Positive Output Range Start-Up Sequence Figure 5-28. ADC Input Offset Error vs Temperature
1 100

0.75 75
Shunt Input Offset Error (µV)
Input Gain Error (%FSR)

0.5 50

0.25 25

0 0

-0.25 -25

-0.5 -50

-0.75 -75 40.96mV range

163.84mV range
-1 -100
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -10 20 50 80 110
Te mperature (°C) Te mperature (°C)

Figure 5-29. ADC Input Gain Error vs Temperature Figure 5-30. Shunt Offset Error vs Temperature
1 100
40.96mV range 40.96mV range
0.75 163.84mV range 75 163.84mV range
Shunt Input Gain Error (%FSR)

Shunt Input Offset Error (µV)

0.5 50

0.25 25

0 0

-0.25 -25

-0.5 -50

-0.75 -75

-1 -100
-40 -10 20 50 80 110 0 10 20 30 40 50 60 70 80 90
Te mperature (°C) Common Mode Voltage (V)

Figure 5-31. Shunt Gain Error vs Temperature Figure 5-32. Shunt Input Offset Error vs Common-Mode Voltage

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 15