VLSI DESIGN
Second Edition
Debaprasad Das
Oxford University Press 2015. All rights reserved.
Chapter 1
Introduction to VLSI
Systems
Oxford University Press 2015. All rights reserved.
Fig 1.1: Evolution of VLSI (major milestones)
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.2: Level of integration for Intel microprocessors
(Source: Intel Corporation)
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.3: Schematic view of IC technology
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.4: GajskiKuhn Y-chart
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.5: Hierarchical decomposition of an electronic
system
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.6: Hierarchical decomposition of CPU
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.7: VLSI design flow
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.8: Design iteration loop
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.9: Typical FPGA architecture
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.10: Gate array (GA) architecture: (a)
channelled; (b) channel-less; (c) structured
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.11: Standard cell-based architecture
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.12: An 8 4 ROM architecture
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.13: Block diagram of PAL architecture
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.14: Block diagram of PLA architecture
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.15: Integrated circuit development process
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.16: (a) Delay vs process technology; (b) delay vs power
supply voltage; (c) delay vs operating temperature
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.17: Delay vs chip area
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.18: Delay vs minimum feature size
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.19: Different VLSI design styles and different
aspects of VLSI design
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.20: VLSI design flow
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.21: (a) Block diagram; (b) test vectors; (c)
functional specification
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.22: Typical output of a function simulation
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.23: Design synthesis step
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.24: Schematic of CMOS inverter
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.25: Simulation results of the CMOS inverter
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.26: A typical IC layout
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.27: A circuit is partitioned into three sub-
circuits
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.28: A typical floorplan of integrated circuit
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.29:A typical placement of an integrated circuit
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.30: An example of routing in an integrated
circuit
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.31:(a) A graph without edge weights; (b) a
graph with edge weights
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.32: (a) A natural tree; (b) a tree that
represents a design hierarchy
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.33: (a) Spanning tree; (b) Steiner tree; (c)
rectilinear Steiner tree
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.34: Silicon-on-insulator process
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.35: Example of 3D integration: (a) several active layers
implementing logic, memory, and I/O; (b) die stack
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.36:(a) Tunnel diode and (b) double barrier
quantum well (DBQW) structure
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.37: (a) Biased RTD, (b) IV characteristics of RTD
and (c)(f) energy-band diagram of RTD
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.38: Schematic of a single electron transistor
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
Fig 1.39: (a) Conventional MOSFET and (b) organic FET
VLSI DESIGN Second Edition
Oxford University Press 2015. All rights reserved.
