summaryrefslogtreecommitdiff
path: root/yjit/src/backend
diff options
context:
space:
mode:
authorHiroshi SHIBATA <[email protected]>2023-12-25 13:48:26 +0900
committerHiroshi SHIBATA <[email protected]>2023-12-25 13:50:23 +0900
commit863ded45a18773742cf3adab0f6deb4ba6b47c6e (patch)
treed7199b790db14ef755c689747351943921ca32a6 /yjit/src/backend
parent2cdbeb29e6e06d3492e2d4a388558ab883b07150 (diff)
Typofix under bootstraptest, spec and yjit directories
Diffstat (limited to 'yjit/src/backend')
-rw-r--r--yjit/src/backend/x86_64/mod.rs2
1 files changed, 1 insertions, 1 deletions
diff --git a/yjit/src/backend/x86_64/mod.rs b/yjit/src/backend/x86_64/mod.rs
index 043139f492..25c92642d3 100644
--- a/yjit/src/backend/x86_64/mod.rs
+++ b/yjit/src/backend/x86_64/mod.rs
@@ -135,7 +135,7 @@ impl Assembler
// Opnd::Value operands into registers here because:
//
// - Most instructions can't be encoded with 64-bit immediates.
- // - We look for Op::Load specifically when emiting to keep GC'ed
+ // - We look for Op::Load specifically when emitting to keep GC'ed
// VALUEs alive. This is a sort of canonicalization.
let mut unmapped_opnds: Vec<Opnd> = vec![];