This project aim to develop a suite of tool to ease the development of ASIC/FPGA solution. The final program should be an IDE enabling the creation and specification of a project from it's start to finish.

Features

  • netlist extractor from edn for one chip
  • netlist to ucf creator

Project Activity

See All Activity >

Categories

Code Generators, Scientific/Engineering

License

MIT License

Follow ChipIDE

ChipIDE Web Site

nel_h2
AI-powered service management for IT and enterprise teams Icon
AI-powered service management for IT and enterprise teams

Enterprise-grade ITSM, for every business

Give your IT, operations, and business teams the ability to deliver exceptional services—without the complexity. Maximize operational efficiency with refreshingly simple, AI-powered Freshservice.
Try it Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of ChipIDE!

Additional Project Details

Operating Systems

BSD, Linux, Windows

Intended Audience

Science/Research

User Interface

Command-line, Project is a templating system, Qt

Programming Language

C++, VHDL/Verilog

Related Categories

C++ Code Generators, C++ Scientific Engineering, VHDL/Verilog Code Generators, VHDL/Verilog Scientific Engineering

Registered

2008-11-25
Report inappropriate content