17/06/2020 VLSI Physical Design: Recovery and Removal Time

More Create blog Sign In

VLSI Physical Design

Home About Us Floor Planning Power planning Placement Clock Tree Synthesis (CTS) Routing

Physical Verification Static Timing Analysis (STA) Signal Integrity Linux Basics CMOS Fundamental Low Power Design

Physical Design Course for Beginners Interview Questions Careers in VLSI

Follow VLSI Junction on Social Media

Thursday, 22 October 2015

Recovery and Removal Time

Recovery and Removal Time

These are timing checks for asynchronous signals similar to the setup and hold checks.

Recovery time is the minimum amount of time required between the release of an asynchronous
signal from the active state to the next active clock edge.

Example: The time between the reset and clock transitions for a flip-flop. If the active edge occurs too
soon after the release of the reset, the state of the flip-flop can be unknown.

Removal time specifies the minimum amount of time between an active clock edge and the release of
an asynchronous control signal. Contact Form

The following diagram illustrates recovery and removal times for an active low reset signal Name
(RESET_N) and positive-edge triggered CLOCK

Email *

Message *

Send

Search This Blog

Search

Translate

Select Language ▼

Posted by Akshay at 21:22

No comments:

Post a comment Blog Archive

▼ 2015 (115)
► August (29)
► September (8)

www.vlsijunction.com/2015/10/recovery-and-removal-these-are-timing.html 1/3
17/06/2020 VLSI Physical Design: Recovery and Removal Time
▼ October (47)
Enter your comment... Low Power Design
Signal Integrity Effects
Clock Buffer VS Normal Buffer
Die Area calculation
Comment as: Google Accoun 12 Track Vs 9 Track Standard Cell
Macro Placement Tips

Publish Preview HVT LVT SVT Cells

Scan Chain Reordering
How to Control Congestion
Electromigration
Newer Post Home Older Post
STA vs DTA
Timing Paths
Subscribe to: Post Comments (Atom) Propagation Delay Calculations
Timing Exceptions
Clock Gating
Asynchronous Path
Input To STA Tools
VIA Concept
Design Exchange Format (DEF) Files
Non Default Rules (NDR)
Library Exchange Format (LEF) Files
Virtual Clock
How To fix Setup time Violation
How To Fix Hold Time Violations
Well Tap Cells
End Cap Cells
Decap Cells
Spare cells
Tie Cells
Filler cells
Level Shifter
Jitter
Unateness
Power Gating
Temperature Inversion
NAND Vs NOR
Electrostatic Discharge
Latch Up Effect
Latch Vs Flipflop (Advantages and
Disadvantages)
Setup Time
Hold Time
Slack
Clock Latencies
Clock Skew
Recovery and Removal Time
Physical Design Course for beginners
Glue Logic

► November (13)
► December (18)

► 2016 (25)
► 2017 (7)
► 2018 (1)
► 2019 (15)

Followers

www.vlsijunction.com/2015/10/recovery-and-removal-these-are-timing.html 2/3
17/06/2020 VLSI Physical Design: Recovery and Removal Time

Followers (94) Next

Follow

Awesome Inc. theme. Powered by Blogger.

www.vlsijunction.com/2015/10/recovery-and-removal-these-are-timing.html 3/3