116 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO.

1, JANUARY 2009

A Systematic Approach to Synthesizing

Multi-Input DC–DC Converters
Yuan-Chuan Liu and Yaow-Ming Chen, Senior Member, IEEE

Abstract—The objective of this paper is to propose a general ap-

proach for developing multi-input converters (MICs). The derived
MICs can deliver power from all of the input sources to the load ei-
ther individually or simultaneously. By analyzing the topologies of
the six basic pulsewidth modulation (PWM) converters, the method
for synthesizing an MIC is inspired by adding an extra pulsating
voltage or current source to a PWM converter with appropriate
connection. As a result, the pulsating voltage source cells (PVSCs)
and the pulsating current source cells (PCSCs) are proposed for
deriving MICs. According to the presented synthesizing rules, two
families of MICs, including quasi-MICs and duplicated MICs, are
generated by introducing the PVSCs and the PCSCs into the six
basic PWM converters. Fig. 1. General form of the MIC.
Index Terms—Multi-input converter, pulsating source,
pulsewidth modulation, renewable energy. of the existing MIC topologies and numerous new ones can be
generated systematically.
I. INTRODUCTION The general form of an MIC consists of several input sources
ASICALLY, a pulsewidth modulation (PWM) converter and a single load, as conceptually shown in Fig. 1. Each of the
B can be used to draw power from an energy source [1]–[9].
In order to combine more than one energy source, such as the
input-to-output port pair can be regarded as an individual PWM
converter separately. In general, all of the input sources can
solar array, wind turbine, fuel cell, and commercial ac line, deliver power to the load either individually or simultaneously
to get the regulated output voltage, different circuit topolo- through the MIC. When only one of the input sources feeds
gies of multi-input converters (MICs) have been proposed in the MIC, it will transfer power to the load individually and the
recent years. These MICs are used in the applications of photo- MIC will operate as does a PWM converter. On the other hand,
voltaic (PV)–wind power system [10]–[12], PV–utility system when more than one input sources are supplied to the MIC, all
[13]–[17], hybrid vehicle [18]–[22], and others [23]–[26]. Dif- these input sources will deliver power to the load simultaneously
ferent PWM converters can be put in series to implement the without disturbing each other’s operation. Moreover, no power
MIC and the regulated output voltage can be achieved [10]–[12]. is transferred from one of the input sources to another. The MICs
Such an MIC can continue to operate even if one of the dc developed in this paper can save the amount of inductors and/or
sources has failed. Another approach is to put PWM converters capacitors as compared to the ones obtained by simply paral-
in parallel without electrical isolation or with electrical isolation leling the outputs of the converters. In addition, for the energy
by using the coupled transformer [13]–[17], [23], [24]. Control sources with intermittent properties such as the PV array and the
schemes for these MICs with paralleled dc sources are based on wind turbine, the proposed MICs can achieve higher converter
the time-sharing concept because of the clamped voltage. Hence, utilization. For simplicity and convenience, the MICs devel-
only one of the dc sources is allowed to transfer power to the load oped and discussed in this paper are limited to two-input-source
at a time, i.e., power of different dc sources cannot be transferred MICs. In fact, the MICs with more than two input sources can
to the load simultaneously. In addition, various MICs, including also be synthesized by the same principle presented in this paper.
the one proposed by the author, were developed with no expla- In this paper, the topologies of the six basic PWM converters
nation as to how they were generated [18]–[22], [25], [26]. will be reviewed first, from which the method for synthesizing
The objective of this paper is to propose a systematic approach MICs is derived [27], [28]. Two basic circuits, the pulsating
to unify the generation of MIC topologies excluding the ones voltage source cell (PVSC) and the pulsating current source
that contain coupled transformers. Based on this approach, some cell (PCSC), will be defined as the building cells and used
to generate MICs. Then, the principle of synthesizing MICs
will be addressed and two families of MICs will eventually be
Manuscript received March 20, 2007; revised February 26, 2008. Current synthesized. Finally, a brief discussion on the developed MICs
version published February 6, 2009. This paper was presented at the 38th
IEEE Power Electronics Specialist Conference (PESC 2007), Orlando, FL, will be presented.
June 17–21. Recommended for publication by Associate Editor J. Cobos.
Y.-C. Liu is with AcBel Polytech, Inc., Taipei 251, Taiwan (e-mail:
carl_0709@[Link]). II. BRIEF REVIEW OF BASIC PWM CONVERTER TOPOLOGIES
Y.-M. Chen is with the Department of Electrical Engineering, National Taiwan
University, Taipei 10617, Taiwan (e-mail: ymchen@[Link]). The six basic PWM converters, which include buck, boost,
Digital Object Identifier 10.1109/TPEL.2008.2009170 buck–boost, Ćuk, zeta, and single-ended primary inductance

0885-8993/$25.00 © 2009 IEEE

LIU AND CHEN: SYSTEMATIC APPROACH TO SYNTHESIZING MULTI-INPUT DC–DC CONVERTERS 117

Fig. 2. Three portions of a basic PWM converter.

Fig. 4. Circuit configuration of the PVSC. (a) Conceptual diagram of the

PVSC. (b) Buck-type PVSC. (c) Ćuk-type PVSC. (d) Zeta-type PVSC.

Fig. 3. Topological structures of the six basic PWM converters. (a) Buck
converter. (b) Boost converter. (c) Buck–boost converter. (d) Ćuk converter.
(e) Zeta converter. (f) SEPIC converter.
Fig. 5. Circuit configuration of the PCSC. (a) Conceptual diagram of the
PCSC. (b) Boost-type PCSC. (c) Buck–boost-type PCSC. (d) SEPIC-type
PCSC.
converter (SEPIC) are widely utilized in power electronics ap-
plications. Topologically, each basic PWM converter can be
divided into two or three portions, namely input portion (IP),
energy buffer portion (EBP), and output portion (OP), as shown
in Fig. 2, where the buck and the boost converters have no
energy buffer portions. Topological structures of the six basic
PWM converters are shown in Fig. 3 with input portions, energy
buffer portions, and output portions marked. In the energy buffer
portion, the inductor and capacitor are employed to play the role
Fig. 6. Feasible circuit configuration of a PVSC connecting to a prime PWM
of energy buffers. Within a switching cycle of the switch in the converter. (a) Energy buffer portion connection. (b) Output portion connection.
input portion, the inductors and/or the capacitors draw and store
energy from the input portion at one moment and then deliver
the stored energy to the output portion at another moment with-
out consuming any energy. In this process, each inductor carries
a nonzero dc current and each capacitor carries a nonzero dc
voltage. Thus, an inductor and a capacitor can be considered as
a current buffer and a voltage buffer, respectively. For readily
describing the PWM converter topologies, the rectangular com-
ponents shown in Fig. 3 are used to denote either the current
Fig. 7. Feasible circuit configuration of a PCSC connecting to a prime PWM
buffer or the voltage buffer. converter. (a) Energy buffer portion connection. (b) Output portion connection.
In the input portion, the voltage source or the current source
is chopped into a high-frequency pulse-train voltage or current
waveform by the switch. When this high-frequency pulse-train through the current buffer. Similarly, the high-frequency pulse-
voltage or current waveform feeds to the output portion, it will train current waveform will be converted into a high-frequency
be filtered out to be a dc current or voltage by the current-type pulse-train voltage waveform through the voltage buffer. Finally,
or voltage-type output portion. When the high-frequency pulse- either the high-frequency pulse-train voltage waveform or cur-
train voltage waveform is connected to a current buffer, it will be rent waveform will be filtered out to be a dc current or voltage
converted into a high-frequency pulse-train current waveform by the current-type or voltage-type output portion.
118 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 1, JANUARY 2009

Fig. 8. Illustration of the MIC derived from the buck-type PVSC and the zeta converter. (a) Buck-type PVSC and the zeta prime converter. (b) PVSC is inserted
into the output sink of the prime converter. (c) Synthesized MIC with appropriate circuit configuration. (d) PVSC is inserted into the current buffer of the prime
converter. (e) Synthesized MIC with appropriate circuit configuration.

III. CONFIGURATION OF PVSCS AND PCSCS connected only in series with one of the branches of a PWM
converter for developing an MIC. In this circuit configuration,
As described previously, the output portion of the PWM
converters sees a high-frequency pulse-train voltage or current the parallel diode in the PVSC is supplemented for circulat-
waveform from the input portion or the energy buffer portion. ing the possible current difference between the pulsating volt-
age source and the connected branch of the PWM converter.
By filtering out this high-frequency pulse-train voltage or cur-
rent waveform with the output portion, a dc voltage or current According to the topological properties of PWM converters,
the pulsating voltage source can be generated by a dc voltage
can be obtained. From this viewpoint of circuit topology, the
source in series with a switch, a dc current source in parallel
method for synthesizing an MIC can be inspired by adding an
extra pulsating voltage source or current source to a conventional with a switch followed by a capacitor, or a dc voltage source
in series with a switch followed by an inductor and a capaci-
PWM converter with appropriate connection. In this section, the
tor in sequence. Thus, the feasible circuit configurations of the
PVSC and the PCSC, which are formed by a pulsating voltage
source along with a diode and a pulsating current source along PVSC can be drawn in Fig. 4(b)–(d), and are named buck-type,
Ćuk-type, and zeta-type PVSCs, respectively.
with a diode, are defined. The principle of synthesizing MICs by
combining the PVSCs or the PCSCs with the PWM converters
will be addressed in the next section. B. Configuration of PCSCs
The conceptual circuit configuration of the PCSC is depicted
in Fig. 5(a), where it consists of a pulsating current source in
A. Configuration of PVSCs series with a diode. The only eligible method to insert a PCSC
In Fig. 4, the pulsating voltage source as well as the parallel into a PWM converter to develop an MIC is to connect a PCSC
diode are lumped together and named PVSC. When a PVSC in parallel with one of the branches of the PWM converter. This
is introduced into a PWM converter to yield an MIC, it cannot is because the current through the connected branch will be
be connected in parallel with any branch of the PWM con- clamped by the pulsating current source if the PCSC is in series
verter; otherwise, the voltage across the connected branch will connection. The series diode in the PCSC functions to block
be clamped by the introduced PVSC. Hence, a PVSC can be the possible voltage difference between the voltages imposed
LIU AND CHEN: SYSTEMATIC APPROACH TO SYNTHESIZING MULTI-INPUT DC–DC CONVERTERS 119

(the PVSCs or the PCSCs), the rules for synthesizing the MICs
are distinct.

A. Rules for Synthesizing MICs With PVSCs

As mentioned previously, a PVSC that is composed of a
pulsating voltage source and a parallel diode can be inserted
into a prime PWM converter to yield an MIC. If the PVSC
is connected in parallel with one of the branches of the prime
PWM converter, the voltage across the connected branch will
be clamped by the pulsating voltage source. Thus, the PVSC
and the branch of the prime PWM converter must be connected
in series to avoid this situation. A branch in either the energy
buffer portion or the output portion of the prime PWM converter
can be a candidate for a PVSC to be connected in series with it.
When a PVSC is introduced into the energy buffer portion of a
prime PWM converter, it cannot be connected in series with any
other voltage buffer since the diode in the PVSC will block the
bidirectional current flow of the connected voltage buffer in one
direction. Thus, a PVSC can be connected in series with a current
buffer only when it is introduced into the energy buffer portion
of a prime PWM converter to form an MIC, as conceptually
illustrated in Fig. 6(a). In addition, it should be noted that the
orientation of a PVSC must have the unidirectional current flow
of the connected current buffer flowing out of the positive end of
the PVSC, so that the diode in the PVSC would not prohibit the
unidirectional current of the current buffer from flowing, i.e., the
current buffer shown in Fig. 6(a) will never be open-circuited.
In the case of inserting a PVSC into the output portion of a
prime PWM converter, the PVSC must be connected in series
with the current sink rather than the voltage sink, as depicted in
Fig. 6(b). Similarly, to circulate the current flow of the current
Fig. 9. MICs synthesized by the buck-type PVSC with different prime sink, the PVSC and the current sink are connected in series with
converters. (a) Buck converter. (b) Buck–boost converter. (c) Ćuk converter. the current of the current sink flowing out of the positive end of
(d) Zeta converter. (e) SEPIC converter. the PVSC.
Furthermore, each of the input-to-output port pair of an MIC
can be regarded as an individual PWM converter separately and
on the pulsating current source and the connected branch of all of the input sources can deliver power to the load either in-
the PWM converter. Similar to the generation of the pulsating dividually or simultaneously through the MIC, i.e., the prime
voltage sources, the pulsating current sources can be generated PWM converter and the PS-derived converter can operate indi-
according to the topological properties of the PWM converters, vidually or simultaneously. To meet this requirement, a PVSC
from which the feasible circuit configurations of the PCSC can must be connected within a mesh containing an output sink of a
be depicted, as shown in Fig. 5(b)–(d), and are named boost- prime PWM converter when it is introduced into a prime PWM
type, buck–boost-type, and SEPIC-type PCSCs, respectively. converter.
According to the previous discussion, the rules for synthesiz-
ing MICs with PVSCs can be summarized as follows.
IV. PRINCIPLE OF SYNTHESIZING MICS Rule 1: When a PVSC is introduced into the energy buffer
The MICs can be formed by inserting the PVSCs or the portion of a prime PWM converter, it must be connected
PCSCs into the PWM converters. For convenience of illustra- in series with a current buffer and have the current of
tion, the PWM converter is referred to as the prime PWM con- the connected current buffer flowing out of its positive
verter. After the PVSC or PCSC is inserted into the prime PWM end.
converter, the inserted PVSC or PCSC along with a portion of Rule 2: When a PVSC is inserted into the output portion of a
the prime PWM converter will form another PWM converter, prime PWM converter, it must be connected in series
which is called the pulsating-source-derived (PS-derived) con- with a current sink and have the current flow of the
verter. In the prime PWM converters, the energy buffer portion connected current sink flowing out of its positive end.
and the output portion are the two feasible locations for a PVSC Rule 3: A PVSC must be connected within a mesh containing
or a PCSC to be inserted into. For different types of the PS cells an output sink.
120 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 1, JANUARY 2009

Fig. 10. MICs synthesized by the Ćuk-type PVSC with different prime converters. (a) Buck converter. (b) Buck–boost converter. (c) Ćuk converter. (d) Zeta
converter. (e) SEPIC converter.

B. Rules for Synthesizing MICs With PCSCs and furthermore, the connected voltage buffer will never be
short-circuited.
Unlike the series connection between a PVSC and a branch
of a prime PWM converter, a PCSC and a branch of a prime Fig. 7(b) conceptually shows the feasible circuit configuration
of a PCSC connecting to the output portion of a prime PWM
PWM converter must be connected in parallel to form an MIC.
converter. In the figure, the PCSC is connected in parallel with
This is because the pulsating current source of the PCSC will
clamp the current through the connected branch of the prime the voltage sink rather than the current sink. Similarly, it should
be noted that the PCSC needs to be connected across the voltage
PWM converter when the PCSC is connected in series with one
sink with the outgoing current terminal of the PCSC tied to the
of the branches of the PWM converter.
First of all, if a PCSC is connected in parallel with a current positive end of the voltage sink.
According to the definition of an MIC described in Section I,
buffer of the energy buffer portion of a prime PWM converter
to develop an MIC, the diode in the PCSC will short-circuit the both the input sources of the prime PWM converter and the
bidirectional voltage blocking of the connected current buffer in PS-derived converter should be able to deliver power to the load
either individually or simultaneously. To fulfill this capability, a
one direction. Hence, a PCSC should be connected in parallel
with a voltage buffer when it is inserted into the energy buffer PCSC must form a mesh with an output sink of a prime PWM
portion of a prime PWM converter to yield an MIC, as depicted converter when it is inserted into a prime PWM converter.
Based on the previous discussion, the rules for synthesizing
in Fig. 7(a). The feasible orientation of a PCSC can be found
to possess the outgoing current terminal of the PCSC tied to MICs with PCSCs can be summarized as follows.
the positive end of the voltage buffer. Consequently, the diode Rule 1: When a PCSC is introduced into the energy buffer
portion of a prime PWM converter, it must be con-
in the PCSC can always block the voltage discrepancy between
the pulsating current source and the connected voltage buffer, nected in parallel with a voltage buffer and its outgoing
LIU AND CHEN: SYSTEMATIC APPROACH TO SYNTHESIZING MULTI-INPUT DC–DC CONVERTERS 121

Fig. 11. MICs synthesized by the zeta-type PVSC with different prime converters. (a) Buck converter. (b) Buck–boost converter. (c) Ćuk converter. (d) Zeta
converter. (e) SEPIC converter.

current terminal must tie to the positive end of the volt- Step 1: Choose one of the PVSCs shown in Fig. 4.
age buffer. Step 2: Select one of the six basic PWM converters as the prime
Rule 2: When a PCSC is inserted into the output portion of a PWM converter that contains the current buffers or the
prime PWM converter, it must be connected across a current sink.
voltage sink with its outgoing current terminal tied to Step 3: Insert the chosen PVSC into the selected prime
the positive end of the voltage sink. PWM converter according to rules 1 and 2 listed in
Rule 3: A PCSC must form a mesh with an output sink. Section IV-A.
Step 4: Verify whether the inserted PVSC obeys rule 3 listed in
V. SYNTHESIS OF MICS Section IV-A. The final version of an MIC can then be
obtained.
An MIC can be developed by introducing a PVSC or a PCSC An example for the synthesis of the MIC is illustrated in
into a prime PWM converter. For different types of PS cells Fig. 8, where the buck-type PVSC and the zeta converter are
(the PVSCs and the PCSCs), the synthesis procedures of the selected as a PVSC and a prime PWM converter, respectively.
MICs are distinct from each other. In this section, the synthesis In Fig. 8(a), the zeta converter possesses a current buffer and a
procedures for developing the MICs with PVSCs and PCSCs current sink so that it has two feasible positions for the buck-
will be presented separately according to the rules addressed in type PVSC to be inserted into. When the buck-type PVSC is
the prior section, from which two families of the MICs classified inserted into the output portion of the zeta converter, as shown
by the PVSCs and the PCSCs will be developed. in Fig. 8(b), it must be connected in series with the current sink
of the zeta converter according to rule 2 listed in Section IV-A.
A. Generation of MICs With PVSCs In this figure, the buck-type PVSC is connected within a mesh
containing the current sink of the zeta converter so that the
Based on the rules listed in Section IV-A, the synthesis pro-
PS-derived converter can operate individually. The MIC that
cess of the MICs with PVSCs is summarized as follows.
122 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 1, JANUARY 2009

Fig. 12. Illustration of the MIC derived from the boost-type PCSC and the SEPIC converter. (a) Boost-type PCSC and the SEPIC prime converter. (b) PCSC is
inserted into the output sink of the prime converter. (c) Synthesized MIC with appropriate circuit configuration. (d) PCSC is inserted into the voltage buffer of the
prime converter. (e) Synthesized MIC with appropriate circuit configuration.

Fig. 13. MICs synthesized by the boost-type PCSC with different prime converters. (a) Boost converter. (b) Buck–boost converter. (c) SEPIC converter.
LIU AND CHEN: SYSTEMATIC APPROACH TO SYNTHESIZING MULTI-INPUT DC–DC CONVERTERS 123

Fig. 14. MICs synthesized by the buck–boost-type PCSC with different prime converters. (a) Boost converter. (b) Buck–boost converter. (c) SEPIC converter.

Fig. 15. MICs synthesized by the SEPIC-type PCSC with different prime converters. (a) Boost converter. (b) Buck–boost converter. (c) SEPIC converter.

is derived from combining the buck-type PVSC and the zeta load only when the zeta converter operates. This kind of MIC is
converter can be obtained and depicted in Fig. 8(c). On the defined as a quasi-MIC because it lacks the property of transfer-
other hand, Fig. 8(d) shows the case of introducing the buck- ring power individually. The further investigation of quasi-MIC
type PVSC into the energy buffer portion of the zeta converter will be addressed later.
in which the buck-type PVSC is connected in series with the By following the same synthesis procedure, the rest of the
current buffer of the zeta converter. The final version of the MICs with buck-type, Ćuk-type, and zeta-type PVSCs can be
converter is depicted in Fig. 8(e). also generated, and are shown in Figs. 9–11, respectively. In
Investigation of Fig. 8(d) reveals that the buck-type PVSC is Fig. 9(b), the MIC circuitry had been published by the au-
not connected within a mesh containing the output sink of the thor and used for the renewable energy applications. Details
zeta converter so that the PS-derived converter cannot operate of the operation principle and control strategy can be found in
individually, i.e., the buck-type PVSC can deliver power to the [26].
124 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 1, JANUARY 2009

type PCSC to be introduced into. According to rule 2 listed

in Section IV-B, the boost-type PCSC is connected in parallel
with the voltage sink of the SEPIC converter, as depicted in
Fig. 12(b). In addition, since the boost-type PCSC forms a mesh
with the voltage sink of the SEPIC converter, the PS-derived
converter can deliver power to the load individually. By replac-
ing the block diagram of the boost-type PCSC with its actual
circuit, the MIC shown in Fig. 12(c) can be obtained. Although
the schematic diagram shown in Fig. 12(c) seems to be trivial
and can be generated just by connecting the outputs of the boost
Fig. 16. Quasi-MIC derived from the buck-type PVSC and the zeta converter.
and the SEPIC converters in parallel, it is indeed an MIC that is
developed by following the synthesis procedure described previ-
ously in this section, i.e., the proposed approach for developing
the MICs can explore more physical insights into the converter
shown in Fig. 12(c).
On the other hand, Fig. 12(d) shows that a PCSC is connected
in parallel with the voltage buffer of the SEPIC converter when it
is inserted into the energy buffer portion of the SEPIC converter.
In Fig. 12(d), it can be seen that the boost-type PCSC does not
form a mesh with the output sink of the SEPIC converter. This
will lead to the result that the boost-type PCSC converter cannot
Fig. 17. Quasi-MIC derived from the Ćuk-type PVSC and the zeta converter. be operated individually, which makes the derived converter
become a quasi-MIC. By replacing the block diagram of the
boost-type PCSC with its actual circuit, the final version of the
quasi-MIC is obtained, and is depicted in Fig. 12(e).
By following the same synthesis procedure, the rest of the
MICs with boost-type, buck–boost-type, and SEPIC-type PC-
SCs can be also generated, and are shown in Figs. 13–15, respec-
tively. It is worth mentioning that the circuit topology shown in
Fig. 13(a) is the multiple-input dc–dc power converter for hybrid
vehicles proposed in [18]–[22].

Fig. 18. Quasi-MIC derived from the zeta-type PVSC and the zeta converter. C. Quasi-MICs
As described previously, the MICs possess the feature that
B. Generation of MICs With PCSCs all of their input sources can deliver power to the load either
individually or simultaneously. When the PVSCs or the PCSCs
Similarly, the synthesis procedure of the MICs with PCSCs
are introduced into the output portions of the prime PWM con-
can be summarized by the following steps.
verters, the derived converters will have this feature and become
Step 1: Choose one of the PCSCs shown in Fig. 5.
MICs. However, when the PVSCs or the PCSCs are inserted into
Step 2: Select one of the six basic PWM converters as the prime
the energy buffer portions of the prime PWM converters, not all
PWM converter that contains the voltage buffers or the
of the derived converters can be identified as the MICs. For
voltage sink.
instance, when the buck-type PVSC is connected in series with
Step 3: Insert the chosen PCSC into the selected prime PWM
the current buffer of the zeta converter, as shown in Fig. 8(d), it
converter according to rules 1 and 2 listed in Section IV-
is not connected within a mesh containing the output sink of the
B.
zeta converter. This will lead to the result that the input source
Step 4: Verify whether the inserted PCSC obeys rule 3 listed in
of the buck-type PVSC cannot deliver power directly to the
Section IV-B. The final version of an MIC can then be
load but only to the energy buffer. In other words, it can deliver
obtained.
power only to the load when the input source of the prime PWM
An example is demonstrated to describe the synthesis pro-
converter delivers power to the load simultaneously. Therefore,
cedure of the MICs with PCSCs. Derivation of this MIC is
the derived converter shown in Fig. 8(e) will be classified as a
illustrated in Fig. 12, where the SEPIC converter is selected as
quasi-MIC. The quasi-MICs synthesized with different types of
the prime PWM converter for the boost-type PCSC to be in-
the PVSCs and the PCSCs are shown in Figs. 16–21.
serted into. For convenience of derivation, the boost-type PCSC
is lumped into an element and the SEPIC converter is redrawn
to a topological structure form, as shown in Fig. 12(a). In this VI. DISCUSSION
figure, it can be seen that the SEPIC converter has two feasible For clarity, the MICs and the quasi-MICs generated in this
positions, the voltage buffer and the voltage sink, for the boost- paper are tabulated in Table I. In the table, the figure number
LIU AND CHEN: SYSTEMATIC APPROACH TO SYNTHESIZING MULTI-INPUT DC–DC CONVERTERS 125

Fig. 19. Quasi-MICs synthesized by the boost-type PCSC with different prime converters. (a) Ćuk converter. (b) Zeta converter. (c) SEPIC converter.

Fig. 20. Quasi-MICs synthesized by the buck–boost-type PCSC with different prime converters. (a) Ćuk converter. (b) Zeta converter. (c) SEPIC converter.

denotes the schematic diagram of the MIC or the quasi-MIC In Table I, some schematic diagrams of MICs are found to
developed from the corresponding PS cell along with the prime be duplicated. In the case of inserting one of the PVSCs into a
PWM converter. The nonunderlined figure numbers denote the prime PWM converter, the duplicated circuit diagrams might be
derived converters that are MICs, while the underlined ones des- recognized when the prime PWM converter is the one among
ignate the converters that are quasi-MICs. For the PVSCs, they the buck, Ćuk, and zeta converters.
must be connected in series only with the current buffers or the In general, a PVSC-derived MIC can be considered as the
current sinks so that no MICs or quasi-MICs can be generated combination of the prime PWM converter and the PS-derived
when they are introduced into the boost converter. Similarly, converter that are any two of the three converters (buck, Ćuk, and
no MICs or quasi-MICs can be developed when the PCSCs are zeta converters). Three duplicated MICs can be found when the
inserted into the buck converter, since the buck converter does circuit diagrams of the prime PWM converter and the PS-derived
not possess any voltage buffer or voltage sink. converter are exchanged. By applying the same principle to the
126 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 1, JANUARY 2009

Fig. 21. Quasi-MICs synthesized by the SEPIC-type PCSC with different prime converters. (a) Ćuk converter. (b) Zeta converter. (c) SEPIC converter.

TABLE I
FIGURE NUMBERS FOR MICS INCLUDING QUASI-MICS AND DUPLICATED MICS

PCSC-derived MICs, three more duplicated MICs can also be with PVSCs and PCSCs were presented. In addition, to ensure
obtained. In Table I, the duplicated MICs are marked by the that all of the input sources deliver power to the load either indi-
same symbol. For example, Figs. 13(b) and 14(a) are identical. vidually or simultaneously, a PVSC must be connected within a
As compared to the circuits formed by two PWM converters mesh containing the output sink and a PCSC must form a mesh
with their outputs paralleled, the MICs developed in this paper with the output sink of a prime PWM converter. By using the
can save the amount of inductors and/or capacitors. For instance, presented rules, two families of MICs have been generated.
the circuit formed by two buck converters with their outputs tied
together possesses two inductors at the output side while the REFERENCES
buck–buck MIC shown in Fig. 9(a) has only one inductor at the
[1] S. Jain and V. Agarwal, “A single-stage grid connected inverter topology
output portion. for solar PV systems with maximum power point tracking,” IEEE Trans.
Power Electron., vol. 22, no. 5, pp. 1928–1940, Sep. 2007.
[2] R. Gonzalez, J. Lopez, P. Sanchis, and L. Marroyo, “Transformerless
inverter for single-phase photovoltaic systems,” IEEE Trans. Power Elec-
VII. CONCLUSION tron., vol. 22, no. 2, pp. 693–697, Mar. 2007.
In this paper, the pulsating voltage source along with the [3] M. Shen, F. Z. Peng, and L. M. Tolbert, “Multilevel DC–DC power con-
version system with multiple DC sources,” IEEE Trans. Power Electron.,
parallel-connected diode and the pulsating current source along vol. 23, no. 1, pp. 420–426, Jan. 2008.
with the series-connected diode were defined as the PVSC and [4] F. Blaabjerg, Z. Chen, and S. B. Kjaer, “Power electronics as efficient
PCSC, respectively. From these circuit configurations, two fam- interface in dispersed power generation systems,” IEEE Trans. Power
Electron., vol. 19, no. 5, pp. 1184–1194, Sep. 2004.
ilies of PS cells can be derived. According to the circuit charac- [5] Y. Xue, L. Chang, S. B. Kjær, J. Bordonau, and T. Shimizu, “Topolo-
teristics of the PVSCs and PCSCs, rules for synthesizing MICs gies of single-phase inverters for small distributed power generators: An
LIU AND CHEN: SYSTEMATIC APPROACH TO SYNTHESIZING MULTI-INPUT DC–DC CONVERTERS 127

overview,” IEEE Trans. Power Electron., vol. 19, no. 5, pp. 1305–1314, [22] L. Solero, A. Lidozzi, and J. A. Pomilio, “Design of multiple-input power
Sep. 2004. converter for hybrid vehicles,” IEEE Trans. Power Electron., vol. 20,
[6] B. M. T. Ho and H. S.-H. Chung, “An integrated inverter with maximum no. 5, pp. 1007–1016, Sep. 2005.
power tracking for grid-connected PV systems,” IEEE Trans. Power [23] B. G. Dobbs and P. L. Chapman, “A multiple-input DC–DC converter
Electron., vol. 20, no. 4, pp. 953–962, Jul. 2005. topology,” IEEE Power Electron. Lett., vol. 1, no. 1, pp. 6–9, Mar. 2003.
[7] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, “Optimization of [24] N. D. Benavides and P. L. Chapman, “Power budgeting of a multiple-
perturb and observe maximum power point tracking method,” IEEE Trans. input buck–boost converter,” IEEE Trans. Power Electron., vol. 20, no. 6,
Power Electron., vol. 20, no. 4, pp. 963–973, Jul. 2005. pp. 1303–1309, Nov. 2005.
[8] M. Armstrong, D. J. Atkinson, C. M. Johnson, and T. D. Abeyasekera, [25] H.-J. Chiu, H.-M. Huang, L.-W. Lin, and M.-H. Tseng, “A multiple-input
“Auto-calibrating DC link current sensing technique for transformerless, DC/DC converter for renewable energy systems,” in Proc. IEEE ICIT
grid connected, H-bridge inverter systems,” IEEE Trans. Power Electron., 2005, pp. 1304–1308.
vol. 21, no. 5, pp. 1385–1396, Sep. 2006. [26] Y.-M. Chen, Y.-C. Liu, and S.-H. Lin, “Double input PWM DC/DC con-
[9] Q. Li and P. Wolfs, “A current fed two-inductor boost converter with an in- verter for high-/low-voltage sources,” IEEE Trans. Ind. Electron., vol. 53,
tegrated magnetic structure and passive lossless snubbers for photovoltaic no. 5, pp. 1538–1545, Oct. 2006.
module integrated converter applications,” IEEE Trans. Power Electron., [27] K.-H. Liu and F. C. Lee, “Topological constraints on basic PWM convert-
vol. 22, no. 1, pp. 309–321, Jan. 2007. ers,” in Proc. IEEE Power Electron. Spec. Conf. 1988, pp. 164–172.
[10] L. Solero, F. Caricchi, F. Crescimbini, O. Honorati, and F. Mezzetti, “Per- [28] R. W. Erickson, “Synthesis of switched-mode converters,” in Proc. IEEE
formance of a 10 kW power electronic interface for combined wind/PV Power Electron. Spec. Conf. 1983, pp. 9–22.
isolated generating systems,” in Proc. IEEE Power Electron. Spec. Conf.
1996, pp. 1027–1032.
[11] F. Caricchi, F. Crescimbini, A. D. Napoli, O. Honorati, and E. San-
tini, “Testing of a new DC–DC converter topology for integrated wind–
photovoltaic generating systems,” in Proc. Eur. Conf. Power Electron.
Appl., 1993, pp. 83–88. Yuan-Chuan Liu was born in Chia-Yi, Taiwan, in
[12] F. Crescimbini, F. Carricchi, L. Solero, B. J. Chalmers, E. Spooner, and 1973. He received the B.S. and Ph.D. degrees from
W. Wei, “Electrical equipment for a combined wind/PV isolated generat- National Chung Cheng University, Chia-Yi, Taiwan,
ing system,” in Proc. Inst. Electr. Eng. Oppor. Adv., 1996, pp. 59–64. in 1996 and 2006, respectively, both in electrical
[13] H. Matsuo, T. Shigemizu, F. Kurokawa, and N. Watanabe, “Characteristics engineering.
of the multiple-input DC–DC converter,” in Proc. IEEE Power Electron. From 2006 to 2007, he was a Senior Engineer with
Spec. Conf. 1993, pp. 115–120. NuLight Technology Company, Tainan, Taiwan. In
[14] H. Matsuo, K. Kobayashi, Y. Sekine, M. Asano, and L. Wenzhong, “Novel 2008, he joined Acbel Polytech, Inc., Taipei, Taiwan,
solar cell power supply system using the multiple-input DC–DC con- as a Senior Engineer. His current research interests in-
verter,” in Proc. IEEE INTELEC 1998, pp. 797–802. clude developing and designing of converter topolo-
[15] H. Matsuo, F. Kurokawa, B. Lee, and K. Akise, “Suppression of the input gies, power-factor correctors, and electronic ballasts.
current harmonics and output voltage ripple using the novel multiple-input
AC–DC converter,” in Proc. IEEE INTELEC 1997, pp. 710–714.
[16] H. Matsuo, W. Lin, F. Kurokawa, T. Shigemizu, and N. Watanabe, “Char-
acteristics of the multiple-input DC–DC converter,” IEEE Trans. Ind.
Electron., vol. 51, no. 3, pp. 625–631, Jun. 2004.
[17] K. Kobayashi, H. Matsuo, and Y. Sekine, “Novel solar-cell power sup-
ply system using a multiple-input DC–DC converter,” IEEE Trans. Ind. Yaow-Ming Chen (S’95–M’97–SM’06) received the
Electron., vol. 53, no. 1, pp. 281–286, Feb. 2006. B.S. degree from National Cheng-Kung University,
[18] A. Di Napoli, F. Crescimbini, F. G. Capponi, and L. Solero, “Control Tainan, Taiwan, in 1989, and the M.S. and Ph.D. de-
strategy for multiple input DC–DC power converters devoted to hybrid grees from the University of Missouri, Columbia, in
vehicle propulsion systems,” in Proc. IEEE ISIE 2002, pp. 1036–1041. 1993 and 1997, respectively, all in electrical engi-
[19] A. Di Napoli, F. Crescimbini, S. Rodo, and L. Solero, “Multiple input neering.
DC–DC power converter for fuel-cell powered hybrid vehicles,” in Proc. From 1997 to 2000, he was an Assistant Professor
IEEE Power Electron. Spec. Conf. 2002, pp. 1685–1690. with I-Shou University, Kaohsiung, Taiwan. From
[20] A. Di Napoli, F. Crescimbini, L. Solero, F. Caricchi, and F. G. Capponi, 2000 to 2008, he was with National Chung Cheng
“Multiple-input DC–DC power converter for power-flow management in University, Chia-Yi, Taiwan. In 2008, he joined Na-
hybrid vehicles,” in Conf. Rec. IEEE Ind. Appl. Soc. 2002, pp. 1578–1585. tional Taiwan University, Taipei, Taiwan, where he is
[21] A. Lidozzi and L. Solero, “Power balance control of multiple-input currently an Associate Professor in the Department of Electrical Engineering.
DC–DC power converter for hybrid vehicles,” in Proc. IEEE ISIE 2004, His current research interests include power electronic converters, renewable
pp. 1467–1472. energy, power system harmonics and compensation, and intelligent control.