Txu 0104
Txu 0104
1 Features 2 Applications
• Fully configurable dual-rail design allows each port • Eliminate slow or noisy input signals
to operate from 1.1 V to 5.5 V • Driving indicator LEDs or buzzers
• Up to 200 Mbps support for 3.3 V to 5.0 V • Debouncing a mechanical switch
• Schmitt-trigger inputs allows for slow and noisy • General purpose I/O level shifting
inputs • Push-pull level shifting (UART, SPI, JTAG, and so
• Inputs with integrated static pull-down resistors forth)
prevent channels from floating
• High drive strength (up to 12 mA at 5 V)
3 Description
• Low power consumption TXU0104 is a 4-bit, dual-supply noninverting fixed
– 2.5 µA maximum (25°C) direction voltage level translation device. Ax pins
– 6 µA maximum (–40°C to 125°C) are referenced to VCCA logic level, OE pin can be
• VCC isolation and VCC disconnect (Ioff-float) feature referenced to either VCCA or V CCB logic levels, and Bx
– If either VCC input is <100 mV or disconnected, pins are referenced to VCCB logic levels. The A port
all outputs are disabled and become high- is able to accept input voltages ranging from 1.1 V to
impedance 5.5 V, while the B port can also accept input voltages
• Ioff supports partial-power-down mode operation from 1.1 V to 5.5 V. Fixed direction data transmission
• Control logic (OE) with VCC(MIN) circuitry allows for can occur from A to B or B to A when OE is set to
control from either A or B port high in reference to either supply. When OE is set to
• Pinout compatible with TXB family level shifters low, all output pins are in the high-impedance state.
• Available in other variants that support common See Device Functional Modes for a summary of the
applications: TXU0204, TXU0304 operation of the control logic.
• Operating temperature from –40°C to +125°C Device Information(1)
• Latch-up performance exceeds 100 mA per JESD PART NUMBER PACKAGE BODY SIZE (NOM)
78, class II
TXU0104BQA VQFN (14) 3.00 mm × 2.50 mm
• ESD protection exceeds JESD 22
TXU0104PW TSSOP (14) 5.00 mm × 4.40 mm
– 2500-V human-body model
TXU0104RUT UQFN (12) 2.00 mm × 1.70 mm
– 1500-V charged-device model
TXU0104DTR X2SON (12) 1.70 mm × 1.00 mm
A1 B1Y
A2 B2Y
A3 B3Y
A4 B4Y
GND
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TXU0104
SCES937A – MAY 2021 – REVISED SEPTEMBER 2021 [Link]
Table of Contents
1 Features............................................................................1 9 Detailed Description......................................................20
2 Applications..................................................................... 1 9.1 Overview................................................................... 20
3 Description.......................................................................1 9.2 Functional Block Diagram......................................... 20
4 Revision History.............................................................. 2 9.3 Feature Description...................................................21
5 Related Products............................................................. 3 9.4 Device Functional Modes..........................................23
6 Pin Configuration and Functions—TXU0104 ............... 4 10 Application and Implementation................................ 24
7 Specifications.................................................................. 5 10.1 Application Information........................................... 24
7.1 Absolute Maximum Ratings ....................................... 5 10.2 Typical Application.................................................. 24
7.2 ESD Ratings .............................................................. 5 11 Power Supply Recommendations..............................25
7.3 Recommended Operating Conditions ........................6 12 Layout...........................................................................25
7.4 Thermal Information ...................................................6 12.1 Layout Guidelines................................................... 25
7.5 Electrical Characteristics ............................................7 12.2 Layout Example...................................................... 26
7.6 Switching Characteristics: Tsk, TMAX ..........................9 13 Device and Documentation Support..........................27
7.7 Switching Characteristics, VCCA = 1.2 ± 0.1 V.......... 10 13.1 Device Support....................................................... 27
7.8 Switching Characteristics, VCCA = 1.5 ± 0.1 V.......... 11 13.2 Documentation Support.......................................... 27
7.9 Switching Characteristics, VCCA = 1.8 ± 0.15 V........ 12 13.3 Receiving Notification of Documentation Updates..27
7.10 Switching Characteristics, VCCA = 2.5 ± 0.2 V........ 13 13.4 Support Resources................................................. 27
7.11 Switching Characteristics, VCCA = 3.3 ± 0.3 V........ 14 13.5 Trademarks............................................................. 27
7.12 Switching Characteristics, VCCA = 5.0 ± 0.5 V........ 15 13.6 Electrostatic Discharge Caution..............................27
7.13 Operating Characteristics....................................... 16 13.7 Glossary..................................................................27
7.14 Typical Characteristics............................................ 17 14 Mechanical, Packaging, and Orderable
8 Parameter Measurement Information.......................... 18 Information.................................................................... 27
8.1 Load Circuit and Voltage Waveforms........................18
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
5 Related Products
TXU0x04 4-Bit TXU0x04 are 4-bit, dual-supply noninverting fixed direction voltage level translators. These
Unidirectional devices are compatible to the TXB0104 with the same pinout allowing for a drop in
Voltage-Level replacement. The OE pin can be referenced to either VCCA or VCCB logic levels allowing
Translators for one of the TXU0x04 devices to be used for fixed direction, high drive applications which
the TXB0104 is not recommended to support.
TXU0204 TXU0204 is a 4-bit, dual-supply noninverting fixed direction voltage level translators with 2
channels in the opposing direction commonly used for GPIO, UART, and JTAG translation.
A1 B1Y
A2 B2Y
A3Y B3
A4Y B4
GND
TXU0304 TXU0304 is a 4-bit, dual-supply noninverting fixed direction voltage level translators with 1
channel in the opposing direction commonly used for GPIO, SPI, and I2S translation.
A1 B1Y
A2 B2Y
A3 B3Y
A4Y B4
GND
VCCB
VCCA
VCCA 1 14 VCCB
14
1
A1 2 13
B1Y A1 2 13 B1Y
3 12 B2Y
A2 A2 3 12 B2Y
Thermal
A3 4 11 B3Y A3 4
Pad 11 B3Y
A4 5 10 B4Y A4 5 10 B4Y
6 9 NC NC 6 9 NC
NC
8
GND
OE
GND 7 8 OE
Figure 6-1. PW 14-Pin TSSOP Top View Figure 6-2. BQA Package 14-Pin VQFN Transparent
Top View
OE
OE
12
VCCA 1 11 VCCB
VCCA 1 12 11 VCCB
A1 2 10 B1Y A1 2 10 B1Y
A2 3 9 B2Y A2 3 9 B2Y
A3 4 8 B3Y
A3 4 8 B3Y
A4 5 6 7 B4Y
A4 5 7 B4Y
GND
6
GND
Figure 6-3. RUT Package 12-Pin UQFN Transparent Figure 6-4. DTR Package 12-Pin X2SON
Top View Transparent Top View
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
MIN MAX UNIT
VCCA Supply voltage A –0.5 6.5 V
VCCB Supply voltage B –0.5 6.5 V
I/O Ports (A Port) –0.5 6.5
VI Input Voltage(2) I/O Ports (B Port) –0.5 6.5 V
OE –0.5 6.5
Voltage applied to any output in the high-impedance or power-off A Port –0.5 6.5
VO V
state(2) B Port –0.5 6.5
A Port –0.5 VCCA + 0.5
VO Voltage applied to any output in the high or low state(2) (3) V
B Port –0.5 VCCB + 0.5
IIK Input clamp current VI < 0 –20 mA
IOK Output clamp current VO < 0 –20 mA
IO Continuous output current –25 25 mA
Continuous current through VCC or GND –100 100 mA
Tj Junction Temperature 150 °C
Tstg Storage temperature –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Conditions. Exposure beyond the limits listed in Recommended Operating Conditions. may affect device
reliability.
(2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
(1) See the CMOS Power Consumption and Cpd Calculation application report for additional information about how power dissipation
capacitance affects power consumption.
(2) A-Port power dissipation capacitance per transceiver.
(3) B-Port power dissipation capacitance per transceiver.
5 1.95
4.75
4.5 1.8
VOH - Output High Voltage (V)
2.5
1.05
2.25
VCC = 1.8V
2 VCC = 1.5V
0.9 VCC = 1.2V
1.75
1.5 0.75
0 3 6 9 12 15 18 21 24 0 0.8 1.6 2.4 3.2 4 4.8 5.6 6.4 7.2 8
IOH - Output High Current (mA) IOH - Output High Current (mA)
Figure 7-1. Typical (TA=25°C) Output High Voltage (VOH) vs Figure 7-2. Typical (TA=25°C) Output High Voltage (VOH) vs
Source Current (IOH) Source Current (IOH)
0.35 0.35
VCC = 2.5V VCC = 1.2V
0.325 VCC = 3.3V 0.325 VCC = 1.5V
0.3 VCC = 5.0V 0.3 VCC = 1.8V
0.275 0.275
VOL - Output Low Voltage (V)
0.25 0.25
0.225 0.225
0.2 0.2
0.175 0.175
0.15 0.15
0.125 0.125
0.1 0.1
0.075 0.075
0.05 0.05
0.025 0.025
0 0
0 3 6 9 12 15 18 21 24 0 0.8 1.6 2.4 3.2 4 4.8 5.6 6.4 7.2 8
IOL - Output Low Current (mA) IOL - Output Low Current (mA)
Figure 7-3. Typical (TA=25°C) Output Low Voltage (VOL) vs Sink Figure 7-4. Typical (TA=25°C) Output Low Voltage (VOL) vs Sink
Current (IOL) Current (IOL)
2 0.22
VCC = 2.5 V VCC = 1.2 V
1.8 0.2
VCC = 3.3 V VCC = 1.5 V
VCC = 5 V 0.18 VCC = 1.8 V
1.6
ICC - Supply Current (mA)
ICC - Supply Current (mA)
0.16
1.4
0.14
1.2
0.12
1
0.1
0.8 0.08
0.6 0.06
0.4 0.04
0.2 0.02
0
0 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 VIN - Input Voltage (V)
VIN - Input Voltage (V)
Figure 7-6. Typical (TA=25°C) Supply Current (ICC) vs Input
Figure 7-5. Typical (TA=25°C) Supply Current (ICC) vs Input
Voltage (VIN)
Voltage (VIN)
CL(1) RL GND
VCCI(1)
VCCI(1)
100 kHz
VCCI / 2
Input A, B
Input A, B VCCI / 2
500 ps/V ± 1 s/V
0V
0V
tpd tpd VOH(2)
VOH(2) Output B, A Ensure Monotonic
Rising and Falling Edge
Output B, A VCCI / 2 VCCI / 2 VOL(2)
VOL(2) 1. VCCI is the supply pin associated with the input port.
2. VOH and VOL are typical output voltage levels that occur
1. VCCI is the supply pin associated with the input port.
with specified RL, CL, and S1
2. VOH and VOL are typical output voltage levels that occur
Figure 8-3. Input Transition Rise and Fall Rate
with specified RL, CL, and S1
Figure 8-2. Propagation Delay
VCCA
OE VCC A / 2 VCC A / 2
GND
tdi s ten
VCCO(3)
Output(1) VCC O / 2
VOL + VTP
VOL (4)
VOH (4)
VOH - VTP
Output(2) VCC O / 2
GND
A. 1. Output waveform on the condition that input is driven to a valid Logic Low.
2. Output waveform on the condition that input is driven to a valid Logic High.
3. VCCO is the supply pin associated with the output port.
4. VOH and VOL are typical output voltage levels with specified RL, CL, and S1.
9 Detailed Description
9.1 Overview
The TXU0104 is a 4-bit translating transceiver that uses two individually configurable power-supply rails. The
device is operational with VCCA and V CCB supplies as low as 1.1 V and as high as 5.5 V. Additionally, the device
can be operated with VCCA = VCCB. The A port is designed to track VCCA, and the B port is designed to track
VCCB.
The TXU0104 device is designed for asynchronous communication between data buses, and transmits data with
fixed direction from the A bus to the B bus on some channels and from the B bus to the A bus on the remaining
channels. The output-enable input (OE) is used to disable the outputs so the buses are effectively isolated. The
output-enable pin of the TXU0104 (OE) can be referenced to either VCCA or VCCB. The OE pin can be left floating
or externally pulled down to ground to ensure the high-impedance state of the level shifter outputs during power
up or power down.
This device is fully specified for partial-power-down applications using the Ioff current. The Ioff protection circuitry
ensures that no excessive current is drawn from or sourced into an input or output while the device is powered
down.
The VCC isolation or VCC disconnect feature ensures that if either VCC is less than 100 mV or disconnected
with the complementary supply within recommended operating conditions, outputs are disabled and set to the
high-impedance state while the supply current is maintained. The Ioff-float circuitry ensures that no excessive
current is drawn from or sourced into an input or output while the supply is floating.
Glitch-free power supply sequencing allows either supply rail to be powered on or off in any order while providing
robust power sequencing performance.
9.2 Functional Block Diagram
A1 B1Y
A2 B2Y
A3 B3Y
A4 B4Y
GND
VCCA VCCB
Supply disconnected ICCB maintained
VCC(MIN) VCCA VCCB
OE
GND
CAUTION
Voltages beyond the values specified in the Absoulte Maximum Ratings table can cause damage to
the device. The input negative-voltage and output voltage ratings may be exceeded if the input and
output clamp-current ratings are observed.
VCCA VCCB
Device
Input or I/O
Level I/O configured
configured
Shifter as output
as input
-IIK -IOK
GND
Figure 9-2. Electrical Placement of Clamping Diodes for Each Input and Output
1.2 V 5.0 V
0.1 µF 0.1 µF
System
Controller VCCA VCCB
GPIO1 OE
GPIO2 A1 B1Y
TXU0104
GPIO3 A2 B2Y
GPIO4 A3 B3Y
GPIO5 A4 GND B4Y
Legend
Via to VCCA A Via to GND G
Via to VCCB B Copper Traces
TXU0104DTR
G G
01005 01005
0.1µF 0.1µF
OE
B
12
VCCA A 1 11 VCCB
A1 2 10 B1Y
A2 3 9 B2Y
A3 4 8 B3Y
8 mil
A4 5 7 B4Y
6
GND
G
Figure 12-1. Layout Example – TXU0104
13.7 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.
[Link] 5-Oct-2021
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
TXU0104BQAR ACTIVE WQFN BQA 14 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TX0104
TXU0104DTRR ACTIVE X2QFN DTR 12 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1KJ
TXU0104PWR ACTIVE TSSOP PW 14 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TXU0104
TXU0104RUTR ACTIVE UQFN RUT 12 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1J4
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
Addendum-Page 1
PACKAGE OPTION ADDENDUM
[Link] 5-Oct-2021
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
• Automotive : TXU0104-Q1
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
[Link] 7-Oct-2023
B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers
Sprocket Holes
Q1 Q2 Q1 Q2
Pocket Quadrants
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
[Link] 7-Oct-2023
Width (mm)
H
W
Pack Materials-Page 2
PACKAGE OUTLINE
PW0014A SCALE 2.500
TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE
SEATING
PLANE
6.6 C
TYP
A 6.2
0.1 C
PIN 1 INDEX AREA
12X 0.65
14
1
2X
5.1 3.9
4.9
NOTE 3
4X (0 -12 )
7
8
0.30
14X
0.17
4.5 1.2 MAX
B 0.1 C A B
4.3
NOTE 4
(0.15) TYP
SEE DETAIL A
0.25
GAGE PLANE
0.15
0.05
0.75
0.50
0 -8
DETAIL A
A 20
TYPICAL
4220202/B 12/2023
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.
[Link]
EXAMPLE BOARD LAYOUT
PW0014A TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE
SYMM
12X (0.65)
7 8
(5.8)
4220202/B 12/2023
NOTES: (continued)
[Link]
EXAMPLE STENCIL DESIGN
PW0014A TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE
SYMM
12X (0.65)
7 8
(5.8)
4220202/B 12/2023
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
[Link]
PACKAGE OUTLINE
DTR0012A X2QFN - 0.4 mm max height
PLASTIC QUAD FLATPACK-NO LEAD
B 1.1 A
0.9
PIN 1 ID 1.8
1.6
(0.127) TYP
0.4 C
0.3
SEATING PLANE
0.04
0.00 0.08 C
4X 0.22
0.12
0.44 (0.24) TYP (0.127) TYP
0.25
4X 0.15
6
0.1 C A B 4X 0.25
0.15
7
0.05 C 5
(0.2) TYP
8
4
4X 0.28
0.18
3 9 1.38
0.73
(0.2) 10
2
TYP
(0.2) TYP
1 11
12
PIN 1 ID
4X 0.31
0.21 4X 0.26
0.16
0.1 C A B
0.05 C
4226527/B 04/2021
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
[Link]
EXAMPLE BOARD LAYOUT
DTR0012A X2QFN - 0.4 mm max height
PLASTIC QUAD FLATPACK-NO LEAD
(1.03)
(1)
(0.44)
PKG
12
(R0.05) TYP
11
1
4X (0.2) 2 10
(0.69)
4X (0.23)
4 8
(0.2) TYP
5 7
4X (0.2)
4X (0.37)
6
4X (0.4) 4X (0.26)
NOTES: (continued)
3. For more information, see Texas Instruments literature number SLUA271 ([Link]/lit/slua271).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
[Link]
EXAMPLE STENCIL DESIGN
DTR0012A X2QFN - 0.4 mm max height
PLASTIC QUAD FLATPACK-NO LEAD
(1.06)
(1.03)
(0.44)
PKG
12
(R0.05) TYP
11
1
4X (0.2) 2 10
(0.69)
(0.22) TYP
(0.37)
PKG
(1.73)
3 9
4X (0.23)
4 8
(0.22) TYP
5 7
4X (0.2)
4X (0.34)
6
4X (0.37) 4X (0.26)
SCALE: 40X
4226527/B 04/2021
NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
[Link]
PACKAGE OUTLINE
RUT0012A SCALE 6.800
UQFN - 0.55 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
1.8 A
B
1.6
0.6
PIN 1 INDEX AREA 0.4
0.25
2.1 (0.15) 0.15
1.9
PIN 1 ID
0.55 MAX C
SEATING PLANE
0.05
0.00
0.08 C
SYMM
(0.15) TYP
6
10X 0.4
5
7
2X SYMM
1.6
11
1
12 0.25
12X
PIN 1 ID 0.15
0.6
(OPTIONAL) 12X 0.1 C B A
0.4
0.05 C
4220310/A 11/2016
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
[Link]
EXAMPLE BOARD LAYOUT
RUT0012A UQFN - 0.55 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
SYMM
12X (0.7) 12
(R0.05) TYP
1
11
12X (0.2)
SYMM
(1.7)
8X (0.4)
7
5
6
(1.4)
4220310/A 11/2016
NOTES: (continued)
3. For more information, see Texas Instruments literature number SLUA271 ([Link]/lit/slua271).
[Link]
EXAMPLE STENCIL DESIGN
RUT0012A UQFN - 0.55 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
SYMM
12X (0.7) 12
(R0.05) TYP
1
11
12X (0.2)
SYMM
(1.7)
8X (0.4)
7
5
6
(1.4)
4220310/A 11/2016
NOTES: (continued)
4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
[Link]
GENERIC PACKAGE VIEW
BQA 14 WQFN - 0.8 mm max height
2.5 x 3, 0.5 mm pitch PLASTIC QUAD FLATPACK - NO LEAD
This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4227145/A
[Link]
PACKAGE OUTLINE
BQA0014A WQFN - 0.8 mm max height
PLASTIC QUAD FLAT PACK-NO LEAD
2.6 A
B 2.4
3.1
PIN 1 INDEX AREA 2.9
0.8 C
0.7
SEATING PLANE
0.05 1.1 0.08 C
0.00 0.9
2X 0.5 (0.2) TYP
7 8
8X 0.5
6
9
SYMM
2X 1.6
2 15 1.4
13
2
14X 0.3
0.2
PIN 1 ID 1 14 0.1 C A B
(OPTIONAL) SYMM 14X 0.5
0.3 0.05 C
4224636/A 11/2018
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
[Link]
EXAMPLE BOARD LAYOUT
BQA0014A WQFN - 0.8 mm max height
PLASTIC QUAD FLAT PACK-NO LEAD
(2.3)
(1)
2X (0.5)
1 14
2 13
8X (0.5)
2X (0.5) SYMM
(2) (1.5) (2.8)
9
6
14X (0.25)
(Ø0.2) VIA
TYP 14X (0.6)
7 8
SYMM
(R0.05) TYP
METAL
EXPOSED METAL
NON-SOLDER MASK
DEFINED SOLDER MASK
(PREFERRED) DEFINED
4224636/A 11/2018
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 ([Link]/lit/slua271) .
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
[Link]
EXAMPLE STENCIL DESIGN
BQA0014A WQFN - 0.8 mm max height
PLASTIC QUAD FLAT PACK-NO LEAD
(2.3)
(0.95)
2X (0.5)
1 14
2 13
8X (0.5)
SYMM
(2) (1.38) (2.8)
9
6
14X (0.25)
14X (0.6)
7 8
SYMM
(R0.05) TYP
EXPOSED PAD
88% PRINTED COVERAGE BY AREA
SCALE: 20X
4224636/A 11/2018
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
[Link]
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on [Link] or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated