0% found this document useful (0 votes)
60 views7 pages

Electronics Jan 2026 SETU Project List

Uploaded by

bt23f04f026
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
60 views7 pages

Electronics Jan 2026 SETU Project List

Uploaded by

bt23f04f026
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

SETU - Curiosity to Creativity

( Student’s Engagement for Transformative Upskilling)


A project based learning initiative by Zoho Nagpur

=====================================================================================================

ELECTRONICS DOMAIN
=====================================================================================================

Query / Doubt Clearance:

● For any query related to any project:


○ Fill out the following form to start communication regarding any query: [Link]
○ Once, we receive your query, we will get back to you over mail. Further communication will be continued over the same mail
chain.
● For any non technical Query:
○ For any non-technical query, you can mail it to setu@[Link]
○ Mention your name, branch and college properly in the mail.

=====================================================================================================

Project List:

● Following is the project list. You may choose any one from the following list.
Sr No. Project Title Project Type References Project Description

1 Design a clock board Schematic/Layout Design Datasheet >Design a 100 MHz LP-HCSL & HCSL clock board (use single IC) using the KiCad EDA tool.
for LP-HCSL clock >Select an appropriate clock generator based on the given requirements.(Preferable vendors are TI
and Renesas)(Refer to attached datasheet)
>Create a complete schematic & Design a compact multi-layer PCB with appropriate Stack-up targeting
the lowest possible layer count while understanding electrical specs and layout guidelines.
>Route LP-HCSL differential clock outputs to SMA connectors for signal measurement.
>The project develops skills in high-speed differential routing, signal integrity, and board bring-up
validation.

2 Buck & LDO IC Simulation/Schematic/Lay Pspice for TI >>You will be provided different set of Vin, Vout1 & Vout2 out of which you have to select one
Simulation and out design LDO specification.
designing of the PCB Buck >>For the selected Vin & Vout you have to select one Buck IC(Vout1) and one LDO(Vout2) from TI
board Converters website for which the Pspice Models are available.
>>Download the Pspice Model for both LDO and Buck IC from the TI site. Import the models in the
Pspice software, modify the circuit as per the requirement and check if you are getting all the correct
outputs in the simulation waveform.
>>Simulate the selected Buck and LDO IC by cascading them in references document.
>>Once you get the correct simulation results, you have to start with the schematic using KiCAD tool
followed by Layout designing.
>>For more details on PCB format, you have to follow the instructions as per the below link:
"[Link]

3 Design a module Schematic/Layout Design Datasheet >We want to design a module which can control SPI FLASH using I2C interface(Using SC18IS606 IC)
which control SPI >Perform Pspice simulation for power supply IC's if any(Use TI's IC's only)
flash using I2C(Using >Design a schematic, layout and stack-up using kiCAD EDA tool only.
SC18IS606 IC) >Use minimum PCB layers and PCB size
Sr No. Project Title Project Type References Project Description

4 Design USB 3.1 to Schematic/Layout Design Datasheet >> Aim: Design a Standalone USB 3.1 to Gigabit Ethernet Adapter Printed Circuit Board used in
Gigabit Ethernet everyday life.
Adapter using >> Check if DCDC/LDO converter is required to step down voltage as per requirement of design.
LAN7801 IC If required select a DCDC/LDO IC from Texas Instruments & perform a simulation in PSpice for TI tool.
>> Capture the schematic, design PCB Layout in open-source E-CAD tool KiCAD with USB 3.1 Gen 1
Connector, a standard RGMII 1G Ethernet connector and LAN7801 IC. Generate a Gerber.
>> Build multilayer PCB Stack-up ( a minimum no. of layers of substrate with copper plating
sandwiched between each and on the outside layers)
>> Calculate & evaluate required Trace width and via design parameters using Saturn PCB Design
Toolkit.
>> Conclusion: Post successfully design, you'll develop skills in building USB 3.1 Protocol applications,
RGMII Protocol & Ethernet standards, schematic capture, High-Speed Multilayer PCB Layout Design,
PCB Stack-up design.

5 Design 1:4 port HDMI Schematic/Layout Design >Datasheet >Design a functional 1:4 port HDMI switch using 1:2 port HDMI switch IC (TS3DV642-Q1)(Refer similar
Switch using 1:2 port >Similar device)
HDMI switch device >At a time only one output should be selected
IC(TS3DV642-Q1) >Perform PSpice simulation(For power supply Use TI IC's only if any).
>Design schematic capture, multi-layer PCB layout, and stack-up using KiCAD EDA tool.
>This project will develop your skills in component selection, schematic, PCB layout, stack-up design.

6 Design a FAN control Schematic/Layout Design MAX31790 >Design a Fan control board using the MAX31790 IC which can control upto 6, four wire Fans through
board based on NCP45560 the I²C interface.
MAX31790 IC >Use appropriate number of temperature sensor ICs which are I²C interface based.
>Use NCP45560 Load switch for system safeguards which prevent component damage due to power
abnormalities.
>If required select a DCDC/LDO IC from Texas Instruments and perform a simulation in PSpice for TI
tool.
>Use appropriate parts which are Essential for the board operation.
>Design schematic capture, multi-layer PCB layout, and stack-up using KiCAD EDA tool which includes
detailed block level diagram, power map & other information.
>This project will develop your skills in component selection, schematic, PCB layout, stack-up design.
Sr No. Project Title Project Type References Project Description

7 Design a serial Schematic/Layout Design Reference >Design a module which convert TTL to RS232 conversion(refer references module)
converter module for design >Design power supply and verify using Pspice simulation.(Use TI IC's only)
RS232 to TTL >Design schematic, layout and stack-up using kiCAD EDA tool only.

8 Design a adapter Schematic/Layout Design Datasheet >Design a board which consist of both socket SOIC16 & SOIC8 that can be connect with a Dediprog
board with SOIC-16 Programmer header which we can use to program the SOIC16 and SOIC8 Flash.
and SOIC-8 sockets >Use Kicad for schematic and layout/spice simulation.
that connects to >Study about stackup and use the minimum layer as possible(ex. 2& 4 etc)
standard SPI >Study about the SPI NOR programmer and using this design this adapter which consist of SOIC16 &
programmers SOIC8 socket.
(Dediprog, etc.) for >We should design the schematic with detailed block level diagram which includes power map and
programming NOR system level block diagram.
Flash ICs in both
package types.

9 Design a card for Schematic/Layout Design >PCIe >Design a functional PCIe x1 to M.2 E-key adapter using KiCad EDA tool.
PCIe4.0(Goldfinger) >M.2 >Design schematic for PCIe x1 to M.2 E-key adapter, multi-layer PCB layout, and stack-up.
x1 to M.2 E-key x1 >Link >For designing understand about PCIe electrical specs and layout guidelines.
>Understand about the stackup and target lowest layer possible
>The project develops skills in high-speed differential routing, signal integrity, and board bring-up
validation.

10 Design a module Schematic/Layout Design >PCIe >Design a functional PCIe x2 to M.2 B-key adapter using KiCad EDA tool.
which convert >M.2 >Design schematic for PCIe x2 to M.2 B-key adapter, multi-layer PCB layout, and stack-up.
PCIe4.0 goldfinger x2 >Similar >For designing understand about PCIe electrical specs and layout guidelines.
to M.2 B-key x2 device >Understand about the stackup and target lowest layer possible
>The project develops skills in high-speed differential routing, signal integrity, and board bring-up
validation.
Sr No. Project Title Project Type References Project Description

11 Design a PCIe 4.0(x8) Schematic/Layout Design > PCIe >Design a functional PCIe 4.0(x8) Gold Finger to MCIO(x8) using KiCad EDA tool.
GF to MCIO(x8) >MCIO >Design schematic for PCIe 4.0(x8) Gold Finger to MCIO(x8), multi-layer PCB layout, and stack-up.
connector Riser Card >Reference >For designing understand about PCIe electrical specs and layout guidelines.
Link >Understand about the stackup and target lowest layer possible
>The project develops skills in high-speed differential routing, signal integrity, and board bring-up
validation.

12 Write a HDL code for HDL and Simulation > Datasheet > Write synthesizable RTL code for SPI (master) to AXI4 lite.
SPI(master) to AXI4 (SPI) > You can use the IP from the specific vendor.
lite > AXI4 > Use HDL language (Verilog or VHDL) of your choice for implementation and simulate the design
using ModelSim.
> Ensure that all functionalities are implemented correctly and confirm to the required standards.
> If the simulation results are verified as correct, test the design on an FPGA (subject to availability) at
your college.

13 Write a HDL code for HDL and Simulation Datasheet > Write a Synthesizable code of PCA9555 by taking the reference from given datasheet.
PCA9555 > You can use HDL language (Verilog, VHDL, SV) of your choice and simulate it on the Modelsim.
> All functionality should be cover and match from datasheet.
> Simulation results should be properly visible and understandable (mentioned waveforms name) at the
time of submission.
> At the time of submission of simulation results/doubts, write a proper description in the mail.
> If Simulation results are correct then test the code on the FPGA (subject to availability) at your
college.

14 Write a HDL code for HDL and Simulation Datasheet > Write UART interface RTL code using HDL language of your choice (VHDL, Verilog, or
UART interface SystemVerilog).
> Take Reference from datasheet and Wikipedia.
> For Simulation use ModelSim software.
> Simulation results should be properly visible, clearly labeled and understandable.
> Ensure all the functionalities included in datasheet are implemented.
> If Simulation results are correct then test the code on the FPGA (subject to availability) at your
college.
Sr No. Project Title Project Type References Project Description

15 Write a HDL code for HDL and Simulation AVMM > Write synthesizable RTL code for an I2C to Avalon Memory-Mapped interface.
converting I2C to > You can use the IP from the specific vendor.
AVMM > Use HDL language of your choice (Verilog or VHDL) for implementation and simulate the design
using ModelSim.
> Ensure that all functionalities are implemented correctly and conform to the required standards.
> If the simulation results are verified as correct, test the design on an FPGA (subject to availability) at
your college.

16 Write a HDL code for HDL and Simulation AXI4 > Write synthesizable RTL code for an I2C to AXI4 lite.
converting I2C to > You can use the IP from the specific vendor.
AXI4 lite > Use HDL language of your choice (Verilog or VHDL) for implementation and simulate the design
using ModelSim.
> Ensure that all functionalities are implemented correctly and conform to the required standards.
> If the simulation results are verified as correct, test the design on an FPGA (subject to availability) at
your college.

17 Write a HDL for HDL and Simulation Datasheet > Write SGPIO interface RTL code using HDL language of your choice (VHDL, Verilog, or
SGPIO Interface SystemVerilog).
> Take Reference from datasheet and Wikipedia.
> For Simulation use ModelSim software.
> Simulation results should be properly visible, clearly labeled and understandable.
> Ensure all the functionalities included in datasheet are implemented.
> If Simulation results are correct then test the code on the FPGA (subject to availability) at your
college.

18 Write a HDL for 1:4 HDL and Simulation Datasheet > Write a Synthesizable code of TCA9544A by taking the reference from given datasheet.
I2C Switch > You can use HDL language of your choice (Verilog, VHDL, SV) and simulate it on the modelsim.
TCA9544A > All functionality should be cover and match from datasheet.
> Simulation results should be properly visible and understandable (mentioned waveforms name ) at
the time of submission.
> At the time of submission of simulation results/doubts, write proper description in the mail.
> If Simulation results are correct then test the code on the FPGA (subject to availability) at your
college.
Sr No. Project Title Project Type References Project Description

19 Write a HDL for I2C HDL and Simulation Datasheet > Write a Synthesizable RTL code of I2C Repeater PCA9617 by taking the reference from given
Repeater PCA9617 datasheet.
> You can use HDL language of your choice (Verilog, VHDL, SV) and simulate it on the modelsim.
> All functionality should be cover and match from datasheet.
> Simulation results should be properly visible and understandable (mentioned waveforms name ).
> If Simulation results are correct then test the code on the FPGA (subject to availability) at your
college.

20 Design a module of Schematic/Layout Design Datasheet >We want to design a module which can convert USB to I2C using FT201X IC
USB to I2C converter >Perform Pspice simulation for power supply IC's if any(Use TI's IC's only)
module based on >Design a schematic, layout and stack-up using kiCAD EDA tool only.
FT201X IC >Use minimum PCB layers and PCB size

21 Design a module USB Schematic/Layout Design Datasheet >We want to design a module which can convert USB3.0 to Display port using IC MCDP52x0
3.0 to Display port >Perform Pspice simulation for power supply IC's if any(Use TI's IC's only)
using MCDP52x0 IC >Design a schematic, layout and stack-up using kiCAD EDA tool only.
>Use minimum PCB layers and PCB size

You might also like