0% found this document useful (0 votes)
63 views20 pages

3-General Purpose Processors: Altera Nios II

The document discusses the Altera Nios II processor, which comes in three variants - Fast, Standard, and Light cores - that trade off speed and area. It is a 32-bit RISC processor with separate instruction and data memories and 32 interrupt levels. The document describes using the Nios II with the Avalon interface and SOPC Builder tool to develop embedded systems by integrating hardware components like processors and peripherals.

Uploaded by

kdiv1174
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
63 views20 pages

3-General Purpose Processors: Altera Nios II

The document discusses the Altera Nios II processor, which comes in three variants - Fast, Standard, and Light cores - that trade off speed and area. It is a 32-bit RISC processor with separate instruction and data memories and 32 interrupt levels. The document describes using the Nios II with the Avalon interface and SOPC Builder tool to develop embedded systems by integrating hardware components like processors and peripherals.

Uploaded by

kdiv1174
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd

3-General Purpose Processors: Altera Nios II

Altera Nios II processor


A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard, Light The three cores trade FPGA area and power consumption for speed of execution. Is a RISC, Harvard Architecture: Simple instructions, separate data and instruction memories. Has 32 levels of interrupts. Uses the Avalon Bus interface Programs compiled using C/C++ compilers

Nios II Architecture

Three forms of Nios II:


Nios II/fThe Nios II/f fast core is designed for fast performance. As a result, this core presents the most configuration options allowing you to finetune the processor for performance. Nios II/sThe Nios II/s standard core is designed for small size while maintaining performance. Nios II/eThe Nios II/e economy core is designed to achieve the smallest possible core size. As a result, this core has a limited feature set, and many settings are not available when the Nios II/e core is selected. All three are available to you !

Selection in SOPC:

Why use microprocessors?


Alternatives: field-programmable gate arrays (FPGAs), custom logic, etc. Microprocessors are often very efficient: can use same logic to perform many different functions. Microprocessors simplify the design of families of products.

The performance paradox


Microprocessors use much more logic to implement a function than does custom logic. But microprocessors are often at least as fast:
heavily pipelined; large design teams; aggressive VLSI technology.

Power
Custom logic is a clear winner for low power devices. Modern microprocessors offer features to help control power consumption. Software design techniques can help reduce power consumption.

Challenges in embedded system design


How much hardware do we need?
How big is the CPU? Memory?

How do we meet our deadlines?


Faster hardware or cleverer software?

How do we minimize power?


Turn off unnecessary logic?

How to optimize speed?


Reduce memory accesses?

Design methodologies
A procedure for designing a system. Understanding your methodology helps you ensure you didnt skip anything. Compilers, software engineering tools, computer-aided design (CAD) tools, etc., can be used to:
help automate methodology steps; keep track of the methodology itself.

Altera CAD tools: Quartus 2 , SOPC, Nios II IDE.

10

Design goals
Performance.
Overall speed, deadlines.

Functionality and user interface. Manufacturing cost. Power consumption. Other requirements (physical size, etc.)

11

Levels of abstraction
requirements specification

architecture
component design system integration
12

Top-down vs. bottom-up


Top-down design:
start from most abstract description; work to most detailed.

Bottom-up design:
work from small components to big system.

Real design uses both techniques.

13

Typical CAD design flow:

14

Designing hardware and software components


Must spend time architecting the system before you start coding. Some components are ready-made, some can be modified from existing designs, others must be designed from scratch. Example: SOPC for Hardware design and Nios 2 IDE for Software Design.

15

SOPC
System on a programmable chip a hardware development tool. Used for integrating various hardware components together like:
Microprocessors, such as the Nios II processor Timers Serial communication interfaces: UART, SPI General purpose I/O Digital signal processing (DSP) functions Communications peripherals Interfaces to off-chip devices Memory controllers Buses and bridges Application-specific standard products (ASSP) Application-specific integrated circuits (ASIC) Processors

Generates files in Verilog or VHDL which can be added to the Quartus 2 project.

16

SOPC builder tool

17

Example SOPC system:

18

SOPC system having NIOS:

19

Examples of embedded systems projects


Network of sonar sensors to increase the warning time for tornadoes, flash floods, or other environment disturbances. Uses data acquisition systems which gather information from sonar sensors, which collect data and relay it over a network. Wireless sensor mote, reading data through UART port Sound data acquisition and recording into secured digital card (SD) TCP/IP network stack with encryption processor via Nios II. Embedded camera control, and VGA display. Wireless USB adapter, to communicate to remote stations. Bridging multiple network protocols to provide hardware interoperability. E.g. USB to Ethernet interface and vice versa.

20

You might also like