3-Phase Brushless Sinusoidal Sensorless Motor Driver: Features Description
3-Phase Brushless Sinusoidal Sensorless Motor Driver: Features Description
FG 1 8 PWM
VBIAS 2 EP 7 VDD
OUT1 3 9 6 OUT3
OUT2 4 5 GND
Top View
VDD
VREF
Motor Phase
Detection Circuit
VBIAS Regulator
Overcurrent
Limitation
VDD
FG
GND
Thermal
Protection
R1
1 FG PWM 8 VDD
MCP8063
2 VBIAS VDD 7
C1 C2
3 OUT1 OUT3 6
4 OUT2 EP GND 5
9
ELECTRICAL CHARACTERISTICS
Electrical Specifications: Unless otherwise specified, all limits are established for VDD = 12.0V,
Temperature = +25°C.
Parameters Sym. Min. Typ. Max. Units Conditions
Power Supply Voltage VDD 2 — 14 V
Power Supply Current IVDD — 10 — mA Rotation Mode
— 5 — mA Lock-Protection Mode
OUT1/2/3 RON(H) — 0.6 1 Ω IOUT = 0.5A, VDD = 3.3V to 14V
High Resistance (Note 1)
OUT1/2/3 RON(L) — 0.6 1 Ω IOUT = -0.5A, VDD = 3.3V to 14V
Low Resistance (Note 1)
OUT1/2/3 RON(H+L) — 1.2 2 Ω IOUT = 0.5A, VDD = 3.3V to 14V
Total Resistance (Note 1)
OUT1/2/3 Maximum IOUT_LIM 1.4 1.5 1.6 A Note 1
Current Limitation
VBIAS Output Voltage VBIAS — 3 — V VDD = 3.3V to 14V
— VDD – 0.2 — V VDD < 3.3V
PWM Input Frequency fPWM 0.02 — 100 kHz
PWM Input H Level VPWM_H 0.8 × VBIAS — 3.6 V
PWM Input L Level VPWM_L 0 — 0.2 × VBIAS V
PWM Internal Pull-Up IPWM_L 17 34 — µA PWM = GND, VDD = 3.3V to 14V
Current 8 17 — µA PWM = GND, VDD < 3.3V
PWM Output fPWM_O — 23 — kHz
Frequency
FG Output Pin Low VOL_FG — — 0.25 V IFG = -1 mA
Level Voltage
FG Output Pin Leakage ILH_FG — — 10 µA VFG = 14V
Current
Lock Protection TRUN — 0.5 — s
Operating Time
Lock Protection TWAIT 4.0 4.5 5.0 s
Waiting Time
Note 1: Minimum and maximum parameter is not production tested and is specified by design and validation.
Reference PCB, according to JEDEC standard EIA/JESD 51-9.
TEMPERATURE SPECIFICATIONS
Electrical Specifications: Unless otherwise specified, all limits are established for VDD = 12.0V, TA = +25°C.
Parameters Sym. Min. Typ. Max. Units Conditions
Temperature Ranges
Operating Temperature TOPR -40 — +125 °C
Storage Temperature Range TSTG -55 — +150 °C
Package Thermal Resistances
Thermal Resistance, 8LD 4x4 DFN JA — 48 — °C/W
JC — 7 — °C/W
Note 1: Minimum and maximum parameter is not production tested and is specified by design and validation.
Derating applies for ambient temperatures outside the specified operating range (refer to Figure 1-1).
2.5
DFN-8
2
PDMAX (W)
1.5
0.5
0
10
20
30
40
50
60
70
80
90
110
-10
0
100
120
130
140
150
TA (°C)
FIGURE 1-1: Allowable Power Dissipation (PD_MAX) as a Function of Ambient Temperature (TA).
Note: Unless otherwise indicated, TA = +25°C, VDD = 14V, OUT1, 2, 3 and PWM open.
16 75
Oscillator Frequency Deviation
14
12 70
VDD = 2V
6
VDD = 2V 60
4
2
55
0 VDD = 14V
-2 50
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Temperature (C°) Temperature (C°)
FIGURE 2-1: Oscillator Frequency FIGURE 2-4: Input (PWM) VIH vs.
Deviation vs. Temperature. Temperature.
3.5 1
VDD = 14V
0.9
3
0.8
VDD = 3.3V RON(H)
2.5 0.7
RON (ȍ)
VBIAS (V)
0.6
2
0.5
VDD = 2V RON(L)
1.5 0.4
1 0.3
0.2
0.5
0.1
0 0
-40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125
Temperature (C°) Temperature (C°)
FIGURE 2-2: Internal Regulated Voltage FIGURE 2-5: Output RON Resistance vs.
(VBIAS) vs. Temperature. Temperature (VDD = 3.3V).
50 8.2
8 VDD = 14V
45
IVDD Current (mA)
VDD = 14V
7.8
PWM VIL (% of VBIAS)
7.6
40
7.4
VDD = 2V
35 7.2
7
30
6.8
6.6
25
-40 -25 -10 5 20 35 50 65 80 95 110 125
-40 -25 -10 5 20 35 50 65 80 95 110 125
Temperature (C°)
Temperature (C°)
FIGURE 2-3: Input (PWM) VIL vs. FIGURE 2-6: Supply Current vs.
Temperature. Temperature.
0.12
0.11
FG Pin Drive (V)
0.1
VDD = 2V
0.09
0.08
0.07
0.06 VDD = 3.3V
0.05
0.04
-40 -25 -10 5 20 35 50 65 80 95 110 125
Temperature (C°)
FIGURE 2-7: FG Output Pin Low Level FIGURE 2-10: Typical Outputs on Closed
Voltage (IFG = -1 mA). Loop.
0
-5
PWM Pull-Up Current (µA)
-10
-15 VDD = 2V
-20
-25
-30
VDD = 14V
-35
-40
-40 -25 -10 5 20 35 50 65 80 95 110 125
Temperature (C°)
FIGURE 2-8: PWM Pull-Up Current vs. FIGURE 2-11: Typical Rotor Lock Situation.
Temperature.
XXXXXX 8063
XXXXXX 300EMD
YYWW 1442
256
NNN
PIN 1 PIN 1
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
QUALITY MANAGEMENT SYSTEM Microchip received ISO/TS-16949:2009 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
CERTIFIED BY DNV Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
== ISO/TS 16949 ==
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.