0% found this document useful (0 votes)
45 views1 page

Analog Digital IC Design

Uploaded by

Thanushsaran S
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
45 views1 page

Analog Digital IC Design

Uploaded by

Thanushsaran S
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

School of Electronics Engineering

Department of Micro and Nano electronics


Value Added Course
On
Hands on Analog and Digital IC Design using Cadence Tools –VAC - 1555 Advisory Committee

About the Course: The value added course on “Hands on Analog and Digital IC Design using Cadence Tools”, aim Dr. Sivanantham S, Professor &
to introduce the most demanding skills in VLSI domain. This course deals with the fundamental theory to Practical hands-on Dean, School of Electronics
training in vlsi. This course allows the student to learn Analog and Digital IC Design flow, which help them to manage their Engineering (SENSE)
projects efficiently and make the career as a VLSI design. Dr. Noor Mohammed, Professor &
HOD
Highlight of the Course: Course Experts: Department of Communication
Engineering, SENSE

 30 hours Course Duration Faculty: Dr. Jagannadha Naidu K


 Introduction to Verilog & CMOS HOD ,
Dr.Harish M Kittur
Department of Micro and Nano
 Practical training: How to write code using
Dr. Ravi S. SENSE electronics, SENSE
Verilog HDL Programming.
 Practical training: How to design Faculty Coordinators:
Dr. Satheesh Kumar. SENSE
Semicustom Analog and Digital IC Design Dr. Satheesh kumar S , SENSE,
circuits using Cadence tools. Dr.Rajeev Pankaj, SENSE
[email protected]
 Mini Project based on available Lower nm
Dr. S Ravi, SENSE
node
[email protected]
 E Certificate
Dr.Rajeev Pankaj Nelapati, SENSE
[email protected]
Target Audience: UG / PG / PhD Seats Limited to 60 Participants
Date: 14.9.24 (9.00am-7.00pm) 
15.9.24 (9.00am-7.00pm)
16.9.24 (9.00am-7.00pm) Contct Numbers
Registration Fee: Rs 1180 (Inclusive of GST) Registration Link : https://events.vit.ac.in/ 8124424714 –Satheesh
9790155650 – Ravi S
9043266364 -- Pankaj

You might also like