ESIGATE IPSUn

88 ENGINEERS ZONE
Digital Electronios (Theory)

|5
A sequential circuit that goes
through a
COUNTERS
triggercd by the previoUs flip-fiop and ths
sequene of state upon the applicationprescribed
of input COunter has acumulative scttling tirne Ur
pulses is called a counter. such as these are called serial or asyrhren.
In acounter, the
sequence of states may
binary count or any other sequence of follow a
Counters are found in almost all states. Clock Mod N
equipment
containing digital logic. They are used for
Counter

counting the number of occurrences of an event

and are useful for
control operation ingenerating timing
a digital system. sequences
to Mod-M
Counter
Mod N
Counter
Acounter that follows the
a binary counter. An
binary sequence is called
n-bit binary counter consists
of n flip-flops and can count in
binary from 0 to Mod-M.N
Counter
2 -1.
Acounter driven by a clock can be used to count
the number of clock cycles. Since the Modulus of Counter
clock
occur at known intervals, the counter can bepulses
used It is the total number of discrete states
as an instrument for throug
measuring time and which the counter can progress in completing its
therefore period or frequency. There are basically counting cycle. In general, if n flip- flops are
two different types of counters cascaded the counter will have 2 output
1. Synchronous conditions or states. So that it is a mod 2 counter
will be capable of counting decimal equivalent
2. Asynchronous (2" - 1). o

In short it represents the

1. of the counter. number of possible states
Synchronous Counters: In a
cOunter allthe flip-flops get clocked synchronous
hence thespeed of operationis higher simultaneously,
for
nous cOunters. Since, every flip-flop is synchro Synchronous Counter
by the clock (in triggered
synchronism) and hence settling The count sequence of a
time is simply equal to he delay time of a given in Table 2. The next 3-bit binary cournter >
flip-flop. The increase in speed, is obtained atsingle
price of increased hardware the represents the next state number
reached
in the sequene
synchronous
are also called as parallel counters. counters upon the application of a count by the cireuit
sequence repeats after it reaches pulse.
the
The count
last value, s0
2. Asynchronous
counters: In that state 000 is the nex
counters all the flip-flop do notasynchronous
get clocked sequence gives all the
state after 1l The count
simultaneously. The ripple counter is simple and design the circuit informnmation needed te
straight forward in operation and construction and
usually requires a minimum of hardware. It does
however, have aspeed limitation. Each flip-flop is
Regd. office: 65/C,
Contact No: 011-26194869,Prateek Market, Near Canara bank,
9873000903, 9873664427, Munirka Market, New
8860182273; WNebsite: Delhi-11o067
www..[Link]
 ESIGATE| PSUB
ENGINEERS ZONE
Zono of Excelleonco for
Engineers Digital Electronics (Theory) 89

A.. A, and A, Binary cOunters are mnost effiCjently

constructedwith Tflip flops (or JK flip fop with J
000 andKtied together). The flip flop cxcitation for the
Tinputs is derived frorn the c%citation table of the:
T flip-flop and fron inspetion of the state
001
transition from a gjventount (present state) to the
next below it (next state).
The flip-flop input functions fron the cxcitation
tables are simplificd in the mps. The Boolean
010
110 functions listed under each map specify the
combinational-circuit part of the ounter.
Including these functions with the three flip-flops,
we obtain the logic diagram of the counter as shorwn
in
011 101

A A
100

Count
T ?
Table : Excitation table for a 3-bit binary counter pulses

Count Sequence| Flip-flop inputs

Ripple counter
A, A, A, TA, TA, TA,
1
Asynchronous counters a°e also called as ripple
1 1 1
counters. A binary ripple counter can be
constructed by using T flip-flop or JK flip-lop
1 Binary Ripple Counter
1 1 1 1 A binary ripple counter consists of a series
1 connection of complementing flip-flops (T or JK
1 1 1 type), with the output of each flip-flop connected
to the CP input of the next higher-order flip-flop.
The flip-flop holding the least significant bit
State diagram of 3-bit binary counter
receives the incoming count pulses. The diagramn
of a 4-bit binary ripple counter is shown in Fig. 7
12. AllJand K inputs are equal to 1. The small
circle in the CP input indicates that the flip-flop
1 complements duringanegative-going transition or
when
1
A

Ao lCount
TA, = A, Ao To next
stage

Figure 7-124-bit binary ripple counter

the output to which it is connected goes from Ito
0. The lowest order bit A, must be
conmplemented
with each count pulse. Every complements A,, and
TA, = Ao TAo = 1
so on. Since A, goes from 1to 0, it triggers A, and
The three flip-flops are given variable designations A, now goes from 1 to 0, which
complements A,.
The output transition of A,, if connected to a next

ContactRegd. office: 65/C, Prateek Market, Near Canara Bank, Munirka Market,
No: o11-26194869, 9873000903, 9873664427, 8860182273; Website:
New Deihi-110062
[Link]