Esp32 s3 Mini 1 - Mini 1u - Datasheet - en
Esp32 s3 Mini 1 - Mini 1u - Datasheet - en
ESP32-S3-MINI-1U
Datasheet Version 1.5
ESP32-S3-MINI-1 ESP32-S3-MINI-1U
[Link]
1 Module Overview
1 Module Overview
Note:
Check the link or the QR code to make sure that you use the latest version of this document:
[Link]
1.1 Features
ESP32-S3-MINI-1 comes with a PCB antenna. ESP32-S3-MINI-1U comes with a connector for an external
antenna. They feature an up to 8 MB SPI flash and an optional 2 MB SPI Pseudo static RAM (PSRAM). Both
ESP32-S3-MINI-1 and ESP32-S3-MINI-1U come in two versions, with the ordering code ending with -N8 and
-N4R2 respectively. The two versions only vary in flash and PSRAM size.
At the core of the modules is an ESP32-S3 series of SoC, an Xtensa® 32-bit LX7 CPU that operates at up to
240 MHz. You can power off the CPU and make use of the low-power co-processor to constantly monitor the
peripherals for changes or crossing of thresholds.
Note:
For more information on ESP32-S3, please refer to ESP32-S3 Series Datasheet.
For chip revision identification, ESP-IDF release that supports a specific chip revision, and other information on chip
revisions, please refer to ESP32-S3 Series SoC Errata > Section Chip Revision Identification.
1.3 Applications
• Smart Home • POS Machines
Contents
1 Module Overview 2
1.1 Features 2
1.2 Series Comparison 3
1.3 Applications 3
2 Block Diagram 9
3 Pin Definitions 10
3.1 Pin Layout 10
3.2 Pin Description 11
4 Boot Configurations 13
4.1 Chip Boot Mode Control 14
4.2 VDD_SPI Voltage Control 15
4.3 ROM Messages Printing Control 15
4.4 JTAG Signal Source Control 15
4.5 Chip Power-up and Reset 16
5 Peripherals 17
5.1 Peripheral Overview 17
5.2 Peripheral Description 17
5.2.1 Connectivity Interface 17
[Link] UART Controller 17
[Link] I2C Interface 18
[Link] I2S Interface 19
[Link] LCD and Camera Controller 19
[Link] Serial Peripheral Interface (SPI) 19
®
[Link] Two-Wire Automotive Interface (TWAI ) 22
[Link] USB 2.0 OTG Full-Speed Interface 23
[Link] USB Serial/JTAG Controller 24
[Link] SD/MMC Host Controller 25
[Link] LED PWM Controller 25
[Link] Motor Control PWM (MCPWM) 26
[Link] Remote Control Peripheral (RMT) 26
[Link] Pulse Count Controller (PCNT) 27
5.2.2 Analog Signal Processing 27
[Link] SAR ADC 28
[Link] Temperature Sensor 28
[Link] Touch Sensor 28
6 Electrical Characteristics 29
6.1 Absolute Maximum Ratings 29
6.2 Recommended Operating Conditions 29
7 RF Characteristics 33
7.1 Wi-Fi Radio 33
7.1.1 Wi-Fi RF Transmitter (TX) Characteristics 33
7.1.2 Wi-Fi RF Receiver (RX) Characteristics 34
7.2 Bluetooth LE Radio 35
7.2.1 Bluetooth LE RF Transmitter (TX) Characteristics 36
7.2.2 Bluetooth LE RF Receiver (RX) Characteristics 37
8 Module Schematics 40
9 Peripheral Schematics 42
10 Physical Dimensions 43
10.1 Module Dimensions 43
10.2 Dimensions of External Antenna Connector 44
12 Product Handling 48
12.1 Storage Conditions 48
12.2 Electrostatic Discharge (ESD) 48
12.3 Reflow Profile 48
12.4 Ultrasonic Vibration 49
Datasheet Versioning 50
Revision History 52
List of Tables
1-1 ESP32-S3-MINI-1 and ESP32-S3-MINI-1U Series Comparison 3
3-1 Pin Definitions 11
4-1 Default Configuration of Strapping Pins 13
4-2 Description of Timing Parameters for the Strapping Pins 14
4-3 Chip Boot Mode Control 14
4-4 VDD_SPI Voltage Control 15
4-5 JTAG Signal Source Control 16
4-6 Description of Timing Parameters for Power-up and Reset 16
6-1 Absolute Maximum Ratings 29
6-2 Recommended Operating Conditions 29
6-3 DC Characteristics (3.3 V, 25 °C) 29
6-4 Current Consumption in Avtice Mode 30
6-5 Current Consumption in Modem-sleep Mode 31
6-6 Current Consumption in Low-Power Modes 31
6-7 Flash Specifications 32
6-8 PSRAM Specifications 32
7-1 Wi-Fi RF Characteristics 33
7-2 TX Power with Spectral Mask and EVM Meeting 802.11 Standards 33
7-3 TX EVM Test1 33
7-4 RX Sensitivity 34
7-5 Maximum RX Level 35
7-6 RX Adjacent Channel Rejection 35
7-7 Bluetooth LE RF Characteristics 35
7-8 Bluetooth LE - Transmitter Characteristics - 1 Mbps 36
7-9 Bluetooth LE - Transmitter Characteristics - 2 Mbps 36
7-10 Bluetooth LE - Transmitter Characteristics - 125 Kbps 36
7-11 Bluetooth LE - Transmitter Characteristics - 500 Kbps 37
7-12 Bluetooth LE - Receiver Characteristics - 1 Mbps 37
7-13 Bluetooth LE - Receiver Characteristics - 2 Mbps 37
7-14 Bluetooth LE - Receiver Characteristics - 125 Kbps 38
7-15 Bluetooth LE - Receiver Characteristics - 500 Kbps 38
List of Figures
2-1 ESP32-S3-MINI-1 Block Diagram 9
2-2 ESP32-S3-MINI-1U Block Diagram 9
3-1 Pin Layout (Top View) 10
4-1 Visualization of Timing Parameters for the Strapping Pins 14
4-2 Visualization of Timing Parameters for Power-up and Reset 16
8-1 ESP32-S3-MINI-1 Schematics 40
8-2 ESP32-S3-MINI-1U Schematics 41
9-1 Peripheral Schematics 42
10-1 ESP32-S3-MINI-1 Physical Dimensions 43
10-2 ESP32-S3-MINI-1U Physical Dimensions 43
10-3 Dimensions of External Antenna Connector 44
11-1 ESP32-S3-MINI-1 Recommended PCB Land Pattern 46
11-2 ESP32-S3-MINI-1U Recommended PCB Land Pattern 47
12-1 Reflow Profile 48
2 Block Diagram
ESP32-S2-MINI-2
40 MHz
Crystal ESP32-S3-MINI-1
3V3 40 MHz Antenna
Crystal
3V3 Antenna
RF Matching
ESP32-S2FH4 RF Matching
ESP32-S2FN4R2
ESP32-S3FN8
EN GPIOs
ESP32-S3FH4R2
EN FLASH PSRAM(opt.) GPIOs
(QSPI) (QSPI)
FLASH PSRAM(opt.)
(QSPI) (QSPI)
ESP32-S3-MINI-1U
40 MHz
Crystal ESP32-S2-MINI-2U
3V3 40 MHz Antenna
Crystal
3V3 Antenna
RF Matching
ESP32-S3FN8 RF Matching
ESP32-S3FH4R2
ESP32-S2FH4
EN GPIOs
ESP32-S2FN4R2
EN FLASH PSRAM(opt.) GPIOs
(QSPI) (QSPI)
FLASH PSRAM(opt.)
(QSPI) (QSPI)
Note:
For the pin mapping between the chip and the in-package flash/PSRAM, please refer to ESP32-S3 Series Datasheet
> Table Pin Mapping Between Chip and In-package Flash/PSRAM.
3 Pin Definitions
Keepout Zone
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
Pin 51
Pin 60
Pin 56
Pin 54
Pin 52
Pin 50
Pin 46
Pin 59
Pin 58
Pin 57
Pin 55
Pin 53
Pin 49
Pin 48
Pin 47
Pin 62 Pin 65
GND GND
Pin 22
Pin 16
Pin 17
Pin 18
Pin 19
Pin 20
Pin 23
Pin 24
Pin 26
Pin 27
Pin 28
Pin 29
Pin 30
Pin 25
Pin 63 Pin 64
GND GND
IO21
IO12
IO14
IO20
IO34
IO13
IO16
IO17
IO26
IO47
IO33
IO18
IO19
IO48
IO15
Note A:
The zone marked with dotted lines is the antenna keepout zone. The pin diagram is applicable to ESP32-S3-MINI-1 and
ESP32-S3-MINI-1U, but the latter has no antenna keepout zone. To learn more about the keepout zone for module’s
antenna on the base board, please refer to ESP32-S3 Hardware Design Guidelines > Section General Principles of PCB
Layout for Modules.
For explanations of pin names and function names, as well as configurations of peripheral pins, please refer to
ESP32-S3 Series Datasheet.
4 Boot Configurations
Note:
The content below is excerpted from ESP32-S3 Series Datasheet > Section Boot Configurations. For the strapping
pin mapping between the chip and modules, please refer to Chapter 8 Module Schematics.
The chip allows for configuring the following boot parameters through strapping pins and eFuse bits at
power-up or a hardware reset, without microcontroller interaction.
• VDD_SPI voltage
The default values of all the above eFuse parameters are 0, which means that they are not burnt. Given that
eFuse is one-time programmable, once programmed to 1, it can never be reverted to 0. For how to program
eFuse parameters, please refer to ESP32-S3 Technical Reference Manual > Chapter eFuse Controller.
The default values of the strapping pins, namely the logic levels, are determined by pins’ internal weak
pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external
high-impedance circuit.
To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If
the ESP32-S3 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by
the host MCU.
All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping
pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in
any other way. It makes the strapping pin values available during the entire chip operation, and the pins are
freed up to be used as regular IO pins after reset.
The timing of signals connected to the strapping pins should adhere to the setup time and hold time
specifications in Table 4-2 and Figure 4-1.
tSU tH
VIL_nRST
EN
VIH
Strapping pin
In SPI Boot mode, the ROM bootloader loads and executes the program from SPI flash to boot the
system.
In Joint Download Boot mode, users can download binary files into flash using UART0 or USB interface. It is
also possible to download binary files into SRAM and execute it from SRAM.
In addition to SPI Boot and Joint Download Boot modes, ESP32-S3 also supports SPI Download Boot mode.
For details, please see ESP32-S3 Technical Reference Manual > Chapter Chip Boot Control.
• UART0
The ROM messages printing to UART or USB Serial/JTAG controller can be respectively disabled by configuring
registers and eFuse. For detailed information, please refer to ESP32-S3 Technical Reference Manual >
Chapter Chip Boot Control.
As Table 4-5 shows, GPIO3 is used in combination with EFUSE_DIS_PAD_JTAG, EFUSE_DIS_USB_JTAG, and
EFUSE_STRAP_JTAG_SEL.
tST BL tRST
2.8 V
VDDA,
VDD3P3,
VDD3P3_RTC,
VDD3P3_CPU
VIL_nRST
EN
5 Peripherals
To learn more about on-chip components, please refer to ESP32-S3 Series Datasheet > Section Functional
Description.
Note:
The content below is sourced from ESP32-S3 Series Datasheet > Section Peripherals. Some information may not be
applicable to ESP32-S3-MINI-1 and ESP32-S3-MINI-1U as not all the IO signals are exposed on the module.
To learn more about peripheral signals, please refer to ESP32-S3 Technical Reference Manual > Section Peripheral
Signals via GPIO Matrix.
ESP32-S3 has three UART (Universal Asynchronous Receiver Transmitter) controllers, i.e., UART0, UART1, and
UART2, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 5
Mbps.
Feature List
• 1024 x 8-bit RAM shared by TX FIFOs and RX FIFOs of the three UART controllers
• Parity bit
• RS485 protocol
• IrDA protocol
For details, see ESP32-S3 Technical Reference Manual > Chapter UART Controller.
Pin Assignment
• UART0
– The pins U0TXD and U0RXD that are connected to transmit and receive signals are multiplexed with
GPIO43 ~ GPIO44 via IO MUX, and can also be connected to any GPIO via the GPIO Matrix.
– The pins U0RTS and U0CTS that are connected to hardware flow control signals are multiplexed
with GPIO15 ~ GPIO16, RTC_GPIO15 ~ RTC_GPIO16, XTAL_32K_P and XTAL_32K_N, and SAR ADC2
interface via IO MUX, and can also be connected to any GPIO via the GPIO Matrix.
– The pins U0DTR and U0DSR that are connected to hardware flow control signals can be chosen
from any GPIO via the GPIO Matrix.
• UART1
– The pins U1TXD and U1RXD that are connected to transmit and receive signals are multiplexed with
GPIO17 ~ GPIO18, RTC_GPIO17 ~ RTC_GPIO18, and SAR ADC2 interface via IO MUX, and can also be
connected to any GPIO via the GPIO Matrix.
– The pins U1RTS and U1CTS that are connected to hardware flow control signals are multiplexed with
GPIO19 ~ GPIO20, RTC_GPIO19 ~ RTC_GPIO20, USB_D- and USB_D+ pins, and SAR ADC2 interface
via IO MUX, and can also be connected to any GPIO via the GPIO Matrix.
– The pins U1DTR and U1DSR that are connected to hardware flow control signals can be chosen
from any GPIO via the GPIO Matrix.
• UART2: The pins used can be chosen from any GPIO via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
ESP32-S3 has two I2C bus interfaces which are used for I2C master mode or slave mode, depending on the
user’s configuration.
Feature List
The hardware provides a command abstraction layer to simplify the usage of the I2C peripheral.
For details, see ESP32-S3 Technical Reference Manual > Chapter I2C Controller.
Pin Assignment
For I2C, the pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
ESP32-S3 includes two standard I2S interfaces. They can operate in master mode or slave mode, in
full-duplex mode or half-duplex communication mode, and can be configured to operate with an 8-bit, 16-bit,
24-bit, or 32-bit resolution as an input or output channel. BCK clock frequency, from 10 kHz up to 40 MHz, is
supported.
The I2S interface has a dedicated DMA controller. It supports TDM PCM, TDM MSB alignment, TDM LSB
alignment, TDM Phillips, and PDM interface.
Pin Assignment
For I2S, the pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
The LCD and Camera controller of ESP32-S3 consists of a LCD module and a camera module.
The LCD module is designed to send parallel video data signals, and its bus supports 8-bit ~ 16-bit parallel
RGB, I8080, and MOTO6800 interfaces. These interfaces operate at 40 MHz or lower, and support conversion
among RGB565, YUV422, YUV420, and YUV411.
The camera module is designed to receive parallel video data signals, and its bus supports an 8-bit ~ 16-bit
DVP image sensor, with clock frequency of up to 40 MHz. The camera interface supports conversion among
RGB565, YUV422, YUV420, and YUV411.
Pin Assignment
For LCD and Camera controller, the pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
• SPI0 used by ESP32-S3’s GDMA controller and cache to access in-package or off-package flash/PSRAM
• SPI2 is a general purpose SPI controller with access to a DMA channel allocated by the GDMA controller
• SPI3 is a general purpose SPI controller with access to a DMA channel allocated by the GDMA controller
Feature List
– Supports Single SPI, Dual SPI, Quad SPI, Octal SPI, QPI, and OPI modes
– 8-line SPI mode supports single data rate (SDR) and double data rate (DDR)
– Configurable clock frequency with a maximum of 120 MHz for 8-line SPI SDR/DDR modes
• SPI2:
– Supports Single SPI, Dual SPI, Quad SPI, Octal SPI, QPI, and OPI modes
– Configurable read and write data bit order: most-significant bit (MSB) first, or least-significant bit
(LSB) first
– As a master
* Full-duplex 8-line SPI mode supports single data rate (SDR) only
* Supports 1-, 2-, 4-, 8-line half-duplex communication with clock frequency up to 80 MHz
* Half-duplex 8-line SPI mode supports both single data rate (up to 80 MHz) and double data rate
(up to 40 MHz)
* Provides six SPI_CS pins for connection with six independent SPI slaves
– As a slave
* Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 60 MHz
* Full-duplex and half-duplex 8-line SPI mode supports single data rate (SDR) only
• SPI3:
– Supports Single SPI, Dual SPI, Quad SPI, and QPI modes
– Configurable read and write data bit order: most-significant bit (MSB) first, or least-significant bit
(LSB) first
– As a master
* Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 80 MHz
* Provides three SPI_CS pins for connection with three independent SPI slaves
– As a slave
* Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 60 MHz
For details, see ESP32-S3 Technical Reference Manual > Chapter SPI Controller.
Pin Assignment
Note:
Please refer to ESP32-S3 Series Datasheet > Section IO MUX Function > Table IO MUX Pin Functions for the corre-
sponding SPI interface details.
• SPI0/1
– Via IO MUX:
* Interface 4a is multiplexed with GPIO26 ~ GPIO32 via IO MUX. When used in conjunction with
4b, it can operate as the lower 4 bits data line interface and the CLK, CS0, and CS1 interfaces in
8-line SPI mode.
* Interface 4b is multiplexed with GPIO33 ~ GPIO37 and SPI interfaces 4e and 4f via IO MUX.
When used in conjunction with 4a, it can operate as the higher 4 bits data line interface and
DQS interface in 8-line SPI mode.
* Interface 4e is multiplexed with GPIO33 ~ GPIO39, JTAG MTCK interface, and SPI interfaces 4b
and 4f via IO MUX. It is an alternative group of signal lines that can be used if SPI0/1 does not
use 8-line SPI connection.
– Via GPIO Matrix: The pins used can be chosen from any GPIOs via the GPIO Matrix.
• SPI2
– Via IO MUX:
* (not recommended) Interface 4f is multiplexed with GPIO33 ~ GPIO38, SPI interfaces 4e and
4b via IO MUX. It is the alternative SPI2 interface if the main SPI2 is not available. Its
performance is comparable to SPI2 via GPIO matrix, so use the GPIO matrix instead.
– Via GPIO Matrix: The pins used can be chosen from any GPIOs via the GPIO Matrix.
• SPI3: The pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
The Two-Wire Automotive Interface (TWAI® ) is a multi-master, multi-cast communication protocol with error
detection and signaling as well as inbuilt message priorities and arbitration.
Feature List
• Standard frame format (11-bit ID) and extended frame format (29-bit ID)
– Normal
– Listen Only
– Error counters
For details, see ESP32-S3 Technical Reference Manual > Chapter Two-wire Automotive Interface.
Pin Assignment
For TWAI, the pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
ESP32-S3 features a full-speed USB OTG interface along with an integrated transceiver. The USB OTG
interface complies with the USB 2.0 specification.
General Features
– Slave mode
• Utilizing integrated transceiver with USB Serial/JTAG by time-division multiplexing when only integrated
transceiver is used
• Support USB OTG using one of the transceivers while USB Serial/JTAG using the other one when both
integrated transceiver or external transceiver are used
• Endpoint number 0 always present (bi-directional, consisting of EP0 IN and EP0 OUT)
• Maximum of five IN endpoints concurrently active at any time (including EP0 IN)
– A control pipe consists of two channels (IN and OUT), as IN and OUT transactions must be handled
separately. Only Control transfer type is supported.
– Each of the other seven channels is dynamically configurable to be IN or OUT, and supports Bulk,
Isochronous, and Interrupt transfer types.
• All channels share an RX FIFO, non-periodic TX FIFO, and periodic TX FIFO. The size of each FIFO is
configurable.
For details, see ESP32-S3 Technical Reference Manual > Chapter USB On-The-Go.
Pin Assignment
When using the on-chip PHY, the differential signal pins USB_D- and USB_D+ of the USB OTG are multiplexed
with GPIO19 ~ GPIO20, RTC_GPIO19 ~ RTC_GPIO20, UART1 interface, and SAR ADC2 interface via IO
MUX.
When using external PHY, the USB OTG pins are multiplexed with GPIO21, RTC_GPIO21, GPIO38 ~ GPIO42, and
SPI interface via IO MUX:
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
Feature List
• Can be configured to either use internal USB PHY of ESP32-S3 or external PHY via GPIO matrix.
• Fixed function device, hardwired for CDC-ACM (Communication Device Class - Abstract Control Model)
and JTAG adapter functionality.
• Two OUT Endpoints, three IN Endpoints in addition to Control Endpoint 0; Up to 64-byte data payload
size.
• Internal PHY, so no or very few external components needed to connect to a host computer.
• JTAG interface allows fast communication with CPU debug core using a compact representation of JTAG
instructions.
• CDC-ACM supports host controllable chip reset and entry into download mode.
For details, see ESP32-S3 Technical Reference Manual > Chapter USB Serial/JTAG Controller.
Pin Assignment
When using the on-chip PHY, the differential signal pins USB_D- and USB_D+ of the USB Serial/JTAG
controller are multiplexed with GPIO19 ~ GPIO20, RTC_GPIO19 ~ RTC_GPIO20, UART1 interface, and SAR ADC2
interface via IO MUX.
When using external PHY, the USB Serial/JTAG controller pins are multiplexed with GPIO38 ~ GPIO42 and SPI
interface via IO MUX:
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
Feature List
• Multimedia Cards (MMC version 4.41, eMMC version 4.5 and version 4.51)
– 1-bit
– 4-bit (supports two SD/SDIO/MMC 4.41 cards, and one SD card operating at 1.8 V in 4-bit mode)
– 8-bit
For details, see ESP32-S3 Technical Reference Manual > Chapter SD/MMC Host Controller.
Pin Assignment
For SD/MMC Host, the pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
The LED PWM controller can generate independent digital waveforms on eight channels.
Feature List
• Can generate a digital waveform with configurable periods and duty cycle. The duty cycle resolution can
be up to 14 bits within a 1 ms period
• Multiple clock sources, including APB clock and external main crystal clock
• Gradual increase or decrease of duty cycle, useful for the LED RGB color-fading generator
For details, see ESP32-S3 Technical Reference Manual > Chapter LED PWM Controller.
Pin Assignment
For LED PWM, the pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
ESP32-S3 integrates two MCPWMs that can be used to drive digital motors and smart light. Each MCPWM
peripheral has one clock divider (prescaler), three PWM timers, three PWM operators, and a capture module.
PWM timers are used for generating timing references. The PWM operators generate desired waveform based
on the timing references. Any PWM operator can be configured to use the timing references of any PWM
timers. Different PWM operators can use the same PWM timer’s timing references to produce related PWM
signals. PWM operators can also use different PWM timers’ values to produce the PWM signals that work
alone. Different PWM timers can also be synchronized together.
For details, see ESP32-S3 Technical Reference Manual > Chapter Motor Control PWM.
Pin Assignment
For MCPWM, the pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
The Remote Control Peripheral (RMT) is designed to send and receive infrared remote control signals.
Feature List
• Four TX channels
• Four RX channels
• Wrap TX mode
• Wrap RX mode
• Continuous TX mode
For details, see ESP32-S3 Technical Reference Manual > Chapter Remote Control Peripheral.
Pin Assignment
For RMT, the pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
The pulse count controller (PCNT) captures pulse and counts pulse edges through multiple modes.
Feature List
• Each unit consists of two independent channels sharing one pulse counter
• All channels have input pulse signals (e.g. sig_ch0_un) with their corresponding control signals (e.g.
ctrl_ch0_un)
• Independently filter glitches of input pulse signals (sig_ch0_un and sig_ch1_un) and control signals
(ctrl_ch0_un and ctrl_ch1_un) on each unit
1. Selection between counting on positive or negative edges of the input pulse signal
2. Configuration to Increment, Decrement, or Disable counter mode for control signal’s high and low
states
For details, see ESP32-S3 Technical Reference Manual > Chapter Pulse Count Controller.
Pin Assignment
For pulse count controller, the pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
ESP32-S3 integrates two 12-bit SAR ADCs and supports measurements on 20 channels (analog-enabled pins).
For power-saving purpose, the ULP coprocessors in ESP32-S3 can also be used to measure voltage in sleep
modes. By using threshold settings or other methods, we can awaken the CPU from sleep modes.
For more details, see ESP32-S3 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal
Processing.
Pin Assignment
The pins for the SAR ADC are multiplexed with GPIO1 ~ GPIO20, RTC_GPIO1 ~ RTC_GPIO20, Touch Sensor
interface, SPI interface, UART interface, and USB_D- and USB_D+ pins via IO MUX.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted
via an ADC into a digital value.
The temperature sensor has a range of –40 °C to 125 °C. It is designed primarily to sense the temperature
changes inside the chip. The temperature value depends on factors such as microcontroller clock frequency
or I/O load. Generally, the chip’s internal temperature is higher than the ambient temperature.
For more details, see ESP32-S3 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal
Processing.
ESP32-S3 has 14 capacitive-sensing GPIOs, which detect variations induced by touching or approaching the
GPIOs with a finger or other objects. The low-noise nature of the design and the high sensitivity of the circuit
allow relatively small pads to be used. Arrays of pads can also be used, so that a larger area or more points
can be detected. The touch sensing performance can be further enhanced by the waterproof design and
digital filtering feature.
Note:
ESP32-S3 touch sensor has not passed the Conducted Susceptibility (CS) test for now, and thus has limited application
scenarios.
For more details, see ESP32-S3 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal
Processing.
Pin Assignment
The pins for touch sensor are multiplexed with GPIO1 ~ GPIO14, RTC_GPIO1 ~ RTC_GPIO14, SAR ADC interface,
and SPI interface via IO MUX.
For more information about the pin assignment, see ESP32-S3 Series Datasheet > Section IO Pins and
ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
6 Electrical Characteristics
The current consumption measurements are taken with a 3.3 V supply at 25 °C ambient temperature.
RX current consumption is rated when the peripherals are disabled and the CPU idle.
Note:
The content below is excerpted from Section Power Consumption in Other Modes in ESP32-S3 Series Datasheet.
7 RF Characteristics
This section contains tables with RF characteristics of the Espressif product.
The RF data is measured at the antenna port, where RF cable is connected, including the front-end loss. The
external antennas used for the tests on the modules with external antenna connectors have an impedance of
50 Ω.
Devices should operate in the center frequency range allocated by regional regulatory authorities. The target
center frequency range and the target transmit power are configurable by software. See ESP RF Test Tool and
Test Guide for instructions.
Unless otherwise stated, the RF tests are conducted with a 3.3 V (±5%) supply at 25 ºC ambient temperature.
Name Description
Center frequency range of operating channel 2412 ~ 2484 MHz
Wi-Fi wireless standard IEEE 802.11b/g/n
Table 7-2. TX Power with Spectral Mask and EVM Meeting 802.11 Standards
Name Description
Center frequency range of operating channel 2402 ~ 2480 MHz
RF transmit power range –24.0 ~ 20.0 dBm
8 Module Schematics
8 Module Schematics
This is the reference design of the module.
5 4 3 2 1
GND
GND GND
3
Y1
GND
GND XOUT
The values of C1 and C4 vary with C1 C4
D
the selection of the crystal. TBD TBD VDD33 D
XIN
The value of R4 varies with the
2
actual PCB board. R4 could be a
resistor or inductor, the initial R1
value is suggested to be 24 nH. GND 10K(NC)
VDD33 40MHz(±10ppm)
GPIO46
GPIO45 GND
U0RXD
C3 C2 R3 499 U0TXD
Submit Documentation Feedback
GPIO42
1uF 10nF GPIO41
0
GPIO40
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
VDD33 GPIO39
GND GND GND GPIO38
EPAD
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
L1 2.0nH(0.1nH) 62 65
R4
GND GND
C6 C7 C8 C9 C10 VDD33 1 45 CHIP_PU
C VDD33 2 GND EN 44 GPIO46 C
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
10uF 1uF 0.1uF 0.1uF 0.1uF 3 GND IO46 43
GPIO0 4 3V3 GND 42
IO0 GND
VDDA
VDDA
GND
U0RXD
U0TXD
MTMS
MTDO
MTCK
XTAL_P
XTAL_N
GPIO46
GPIO45
MTDI
VDD3P3_CPU
GPIO38
GPIO1 5 41 GPIO45
40
IO12
IO13
IO14
IO15
IO16
IO17
IO18
IO19
IO20
IO21
IO26
IO47
IO33
IO34
IO48
TBD GPIO5 10 33
GPIO6 11 GPIO5 SPICLK 32
GPIO7 12 GPIO6 SPICS0 31 VDD_SPI U2 GND
GPIO7 SPIWP
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
GND GPIO8 13 30 D1
GPIO9 14 GPIO8 SPIHD 29
B
GPIO9 VDD_SPI ESD B
VDD3P3_RTC
GPIO12
GPIO13
GPIO14
GPIO15
GPIO16
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21
GPIO26
GPIO47
GPIO33
GPIO34
GPIO48
vary with the actual PCB board. C13 C14
GPIO10
GPIO11
GPIO12
GPIO13
GPIO14
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21
SPICS1
0.1uF 1uF GND
NC: No component.
ESP32-S3-MINI-1(pin-out)
U1 ESP32-S3FN8 GND GND
VDD33
15
16
17
18
19
20
21
22
23
24
25
26
27
28
C15
0.1uF
GPIO10
GPIO11
GPIO12
GPIO13
GPIO14
GPIO15
GPIO16
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21
GPIO26
GND
A A
8 Module Schematics
GND
GND GND
3
Y1
GND
GND XOUT
The values of C1 and C4 vary with C1 C4
D D
the selection of the crystal. TBD TBD VDD33
XIN
The value of R4 varies with the
2
actual PCB board. R4 could be a
resistor or inductor, the initial R1
value is suggested to be 24 nH. GND 10K(NC)
VDD33 40MHz(±10ppm)
GPIO46
GPIO45 GND
U0RXD
C3 C2 R3 499 U0TXD
GPIO42
1uF 10nF GPIO41
0
GPIO40
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
VDD33 GPIO39
GND GND GND GPIO38
EPAD
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
L1 2.0nH(0.1nH) 62 65
R4
GND GND
C C6 C7 C8 C9 C10 VDD33 1 45 CHIP_PU C
VDD33 2 GND EN 44 GPIO46
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
10uF 1uF 0.1uF 0.1uF 0.1uF 3 GND IO46 43
GPIO0 4 3V3 GND 42
Submit Documentation Feedback
IO0 GND
VDDA
VDDA
GND
U0RXD
U0TXD
MTMS
MTDO
MTCK
XTAL_P
XTAL_N
GPIO46
GPIO45
MTDI
VDD3P3_CPU
GPIO38
GPIO1 5 41 GPIO45
GND GND GND GND GND GPIO2 6 IO1 IO45 40 U0RXD
GPIO3 7 IO2 RXD0 39 U0TXD
50 ohm Impedance Control GPIO4 8 IO3 TXD0 38 GPIO42
RF_ANT LNA_IN IO4 ESP32-S3-MINI-1U IO42
1 L2 TBD 1 42 GPIO37 GPIO5 9 37 GPIO41
2 LNA_IN GPIO37 41 GPIO36 GPIO6 10 IO5 IO41 36 GPIO40
3 VDD3P3 GPIO36 40 GPIO35 GPIO7 11 IO6 IO40 35 GPIO39
ANT1 C11 C12 VDD3P3 GPIO35 IO7 IO39
4
3
2
IO12
IO13
IO14
IO15
IO16
IO17
IO18
IO19
IO20
IO21
IO26
IO47
IO33
IO34
IO48
The values of C11, L2 and C12 GPIO5 10
GPIO5 SPICLK
33
GPIO6 11 32
vary with the actual PCB board. GPIO7 12 GPIO6 SPICS0 31 VDD_SPI U2 GND
GPIO7 SPIWP
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
B GPIO8 13 30 D1 B
GPIO8 SPIHD
NC: No component. GPIO9 14
GPIO9 VDD_SPI
29 ESD
VDD3P3_RTC
XTAL_32K_N
XTAL_32K_P
GPIO12
GPIO13
GPIO14
GPIO15
GPIO16
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21
GPIO26
GPIO47
GPIO33
GPIO34
GPIO48
C13 C14
GPIO10
GPIO11
GPIO12
GPIO13
GPIO14
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21
SPICS1
0.1uF 1uF GND
ESP32-S3-MINI-1U(pin-out)
U1 ESP32-S3FN8 GND GND
VDD33
15
16
17
18
19
20
21
22
23
24
25
26
27
28
ESP32-S3-MINI-1 & MINI-1U Datasheet v1.5
C15
0.1uF
GPIO10
GPIO11
GPIO12
GPIO13
GPIO14
GPIO15
GPIO16
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21
GPIO26
GND
A A
9 Peripheral Schematics
This is the typical application circuit of the module connected with peripheral components (for example,
power supply, antenna, reset button, JTAG interface, and UART interface).
GND
GND
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
EPAD
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
62 65
GND GND
VDD33 1 45 EN C2 TBD
GND EN GND
2 44 IO46
3 GND IO46 43 VDD33
IO0 4 3V3 GND 42 JP1
C1 C3 IO1 5 IO0 GND 41 IO45 R1 TBD 1
IO2 6 IO1 IO45 40 RXD0 2 1
22uF 0.1uF IO3 7 IO2 RXD0 39 TXD0 3 2
IO4 8 IO3 TXD0 38 IO42 4 3
IO5 9 IO4 ESP32-S3-MINI-1/ESP32-S3-MINI-1U IO42 37 IO41 4
GND GND IO6 10 IO5 IO41 36 IO40 UART
JP4 IO7 11 IO6 IO40 35 IO39 GND JP2
1 IO8 12 IO7 IO39 34 IO38 TMS 1
1 2 IO9 13 IO8 IO38 33 IO37 TDI 2 1
2 IO10 14 IO9 IO37 32 IO36 TDO 3 2
Boot Option IO11 15 IO10 IO36 31 IO35 TCK 4 3
IO11 IO35 4
GND 63 64 JTAG
IO12
IO13
IO14
IO15
IO16
IO17
IO18
IO19
IO20
IO21
IO26
IO47
IO33
IO34
IO48
GND GND SW1
R7 0 EN
U1
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
C8 0.1uF
IO12
IO13
IO14
IO15
IO16
IO17
IO18
IO19
IO20
IO21
IO26
IO47
IO33
IO34
IO48
GND
C4 12pF(NC)
GND
NC
JP3
1
R3 0(NC) R4 0 USB_D+ 1
X1 USB_D- 1
R5 0(NC) R6 0 2
32.768KHz(NC) 2
2
R2
• Soldering the EPAD to the ground of the base board is not a must, however, it can optimize thermal
performance. If you choose to solder it, please apply the correct amount of soldering paste. Too much
soldering paste may increase the gap between the module and the baseboard. As a result, the adhesion
between other pins and the baseboard may be poor.
• To ensure that the power supply to the ESP32-S3 chip is stable during power-up, it is advised to add an
RC delay circuit at the EN pin. The recommended setting for the RC delay circuit is usually R = 10 kΩ and
C = 1 µF. However, specific parameters should be adjusted based on the power-up timing of the module
and the power-up and reset sequence timing of the chip. For ESP32-S3’s power-up and reset sequence
timing diagram, 4 3 Reset.
please refer Section 4.5 Chip Power-up and 2
10 Physical Dimensions
Unit: mm
Unit: mm
15.4±0.2 0.8
15.4±0.2 0.8
5.05
5.05
14
1.2
20.5±0.2
14
11.9
13.55
1.71.7
1414
11.9
13.55
0.60.6
5
0.
0.50.5
Ø .5 4.5
0.85
0
4.54.5
7.77.7
1.21.2
Ø 4.5
0.85
0.7 2.4±0.15 1.7
0.7 2.4±0.15 1.7
11.9
11.9
14
14
Top view Side view Bottom view
Top view Side view Bottom view
15.4±0.2 0.8
15.4±0.2 0.8
0.85 60 x 0.4 x 0.8 4 x 0.8 x 0.8
0.85 60 x 0.4 x 0.8 4 x 0.8 x 0.8
0.6
1.2 0.6
3.2
15.4±0.2
1.2
1.61.6
3.2
15.4±0.2
13.55
11.9
13.55
1.71.7
1414
11.9
0.60.6
14 4.5
0.85
0.50.5
4.54.5
7.77.7
1.21.2
14 4.5
0.85
Note:
For information about tape, reel, and product marking, please refer to ESP32-S3 Module Packaging Information.
Unit: mm
Tolerance: +/-0.1 mm
CONTACT
A
2.00±0.10
1.7
A
GROUND CONTACT
2.05±0.10
1.7
0.57
0.85
CONTACT
1.40
0.10
HOUSING
HOUSING MATERIAL: THERMOPLASTIC, WHITE, UL 94V-0;
SHELL
PERFORMANCE:
The external antenna used for ESP32-S3-MINI-1U during certification testing is the third generation monopole
antenna, with material code TFPD08H10060011.
The module does not include an external antenna upon shipment. If needed, select a suitable external
antenna based on the product’s usage environment and performance requirements.
• 50 Ω impedance
• The maximum gain does not exceed 2.33 dBi, the gain of the antenna used for certification
• The connector matches the specifications shown in Figure 10-3 Dimensions of External Antenna
Connector
Note:
If you use an external antenna of a different type or gain, additional testing, such as EMC, may be required beyond the
existing antenna test reports for Espressif modules. Specific requirements depend on the certification type.
• Figures for recommended PCB land patterns with all the dimensions needed for PCB design. See Figure
11-1 ESP32-S3-MINI-1 Recommended PCB Land Pattern and Figure 11-2 ESP32-S3-MINI-1U
Recommended PCB Land Pattern.
• Source files of recommended PCB land patterns to measure dimensions not covered in Figure 11-1 and
Figure 11-2. You can view the source files for ESP32-S3-MINI-1 and ESP32-S3-MINI-1U with Autodesk
Viewer.
• 3D models of ESP32-S3-MINI-1 and ESP32-S3-MINI-1U. Please make sure that you download the 3D
model file in .STEP format (beware that some browsers might add .txt).
Unit: mm
Via for thermal pad
Pad
15.4
Pin 1
Antenna Area
60 x 0.4 x 0.8 4 x 0.8 x 0.8
5.05
1.2
0.6
20.5
11.9
1.7
14
1.2
4.5
0.85
4.5
7.7
0.6
1.7
11.9
14
Pin 1 15.4
60 x 0.4 x 0.8 4 x 0.8 x 0.8
1.2
0.6
Espressif Systems 46 ESP32-S3-MINI-1 & MINI-1U Datasheet v1.5
Submit Documentation Feedback
11.9
15.4
1.7
14
.2
11 PCB Layout Recommendations
ESP32-S3-MINI-1U Land Pattern
Unit: mm
Via for thermal pad
Pad
Pin 1 15.4
60 x 0.4 x 0.8 4 x 0.8 x 0.8
1.2
0.6
11.9
15.4
1.7
14
1.2
4.5
0.85
4.5
0.6
7.7
1.7
11.9
14
For details about module placement for PCB design, please refer to ESP32-S3 Hardware Design Guidelines >
Section General Principles of PCB Layout for Modules.
12 Product Handling
After unpacking, the module must be soldered within 168 hours with the factory conditions 25±5 °C and
60%RH. If the above conditions are not met, the module needs to be baked.
230
217
200
180
150
100
Datasheet Versioning
Datasheet
Status Watermark Definition
Version
This datasheet is under development for products
v0.1 ~ v0.5
Draft Confidential in the design stage. Specifications may change
(excluding v0.5)
without prior notice.
This datasheet is actively updated for products in
v0.5 ~ v1.0 Preliminary the verification stage. Specifications may change
Preliminary
(excluding v1.0) release before mass production, and the changes will be
documentation in the datasheet’s Revision History.
This datasheet is publicly released for products in
mass production. Specifications are finalized, and
v1.0 and higher Official release —
major changes will be communicated via Product
Change Notifications (PCN).
Not
Recommended This datasheet is updated less frequently for
Any version —
for New Design products not recommended for new designs.
(NRND)1
End of Life This datasheet is no longer mtained for products
Any version —
(EOL)2 that have reached end of life.
1 Watermark will be added to the datasheet title page only when all the product variants covered by this
datasheet are not recommended for new designs.
2 Watermark will be added to the datasheet title page only when all the product variants covered by this
datasheet have reached end of life.
Developer Zone
• ESP-IDF Programming Guide for ESP32-S3 – Extensive documentation for the ESP-IDF development framework.
• ESP-IDF and other development frameworks on GitHub.
[Link]
• ESP32 BBS Forum – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions,
share knowledge, explore ideas, and help solve problems with fellow engineers.
[Link]
• ESP-FAQ – A summary document of frequently asked questions released by Espressif.
[Link]
• The ESP Journal – Best Practices, Articles, and Notes from Espressif folks.
[Link]
• See the tabs SDKs and Demos, Apps, Tools, AT Firmware.
[Link]
Products
• ESP32-S3 Series SoCs – Browse through all ESP32-S3 SoCs.
[Link]
• ESP32-S3 Series Modules – Browse through all ESP32-S3-based modules.
[Link]
• ESP32-S3 Series DevKits – Browse through all ESP32-S3-based devkits.
[Link]
• ESP Product Selector – Find an Espressif hardware product suitable for your needs by comparing or applying filters.
[Link]
Contact Us
• See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples
(Online stores), Become Our Supplier, Comments & Suggestions.
[Link]
Revision History
• Added a note about the pin mapping between the chip and the in-
2025-06-10 v1.4 package flash/PSRAN in Section 2 Block Diagram
• Removed the table note about ESP32-S3FH4R2 sample status from Ta-
ble 1-1 ESP32-S3-MINI-1 and ESP32-S3-MINI-1U Series Comparison and
added the second table note
• Updated Section 4.1 Chip Boot Mode Control
• Updated the module schematics in Section 8 Module Schematics
2023-11-24 v1.2 • Updated the physical dimensions figure in Section 10.1 Module Dimen-
sions
• Updated the recommended PCB land pattern figure in Section 11.1 PCB
Land Pattern
• Other minor updates
• Update information about flash and PSRAM on the title page and in Sec-
tion 1.1
• Add certification and test information
• Add information of new module variants and their ambient operating tem-
perature versions in Table 1-1
• Add the second note in Table 3-1
2022-05-24 v1.0
• Update Section Strapping Pins
• Add notes in Table 6-6
• Update Bluetooth LE RF data
• Update module schematics in Section 8
• Other minor updates