HYDERABAD INSTITUTE OF TECHNOLOGY
AND MANAGEMENT
DEPARTMENT OF EEE
DESIGN OF LOW POWER FULL ADDER USING
VERILOG
Project Team :
Project
23E55A0232 – S UMESH CHANDRA Guide:
Dr. K BINDU
23E55A0230 – R SRUJANA
MADHAVI
22E51A0204– ARMAN UMESH
Associate professor
22E51A0230– T ARYAN
© Copyrights 2018 HITAM. All rights reserved. 1
Table of contents
• Abstract
• Introduction
• Block Diagram
• Advantages
• Applications
© Copyrights 2018 HITAM. All rights reserved. 2
Abstract
The project involves designing and implementing a FULL ADDER
using Verilog hardware description language. MODEL SIM software
will be used for simulation, synthesis, and analysis of the design. The
full adder is a fundamental digital circuit that performs binary addition,
taking three inputs (two operands and a carry-in bit) and producing two
outputs (sum and carry-out). The design is implemented using Verilog
code, which is then simulated and verified to ensure correct
functionality. The full adder design can be used as a building block for
more complex digital circuits, such as arithmetic logic units (ALUs)
and digital signal processing (DSP) systems.
Keywords – FULL ADDER, MODEL SIM Software, Binary addition, Logical
gates, Implementation, Verilog.
© Copyrights 2018 HITAM. All rights reserved. 3
Introduction
• A full adder is a digital circuit that plays a crucial role in
performing arithmetic operations in digital systems.
• It is a fundamental building block of digital arithmetic circuits
and is used to add three binary digits: two operands (A and B)
and a carry-in bit (Cin).
• The full adder produces two output bits: the sum (S) and the
carry-out (Cout).
• The full adder's functionality can be described as follows:-
- It takes three input bits: A, B, and Cin.
- It performs binary addition on the three input bits.
- It produces two output bits: S (sum) and Cout (carry-out).
© Copyrights 2018 HITAM. All rights reserved. 4
TRUTH TABLE
A B Cin SUM CARRY
. 0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
SUM = A ⊕ B ⊕ Cin
CARRY = A B + C-in (A ⊕ B)
© Copyrights 2018 HITAM. All rights reserved.
BLOCK DIAGRAM
⦿ .
w1
w2 w3
© Copyrights 2018 HITAM. All rights reserved.
IMPLEMENTATION OF FULL ADDER USING
VERILOG:-
module full_adder(A, B, Cin, S, Cout);
input A, B, Cin;
output S, Cout;
wire w1, w2, w3, w4 ;
xor ( w1, A, B );
and ( w2, A, B);
xor (S, w1, Cin);
and ( w3, w1, Cin);
or (Cout, w2, w3);
endmodule
© Copyrights 2018 HITAM. All rights reserved.
GATE LEVEL CODE
© Copyrights 2018 HITAM. All rights reserved.
Advantages
1. Binary addition: Full adder enables binary
addition with carry propagation, allowing for
accurate arithmetic operations.
2. Digital arithmetic: Full adder is a fundamental
component of digital arithmetic circuits, enabling
complex arithmetic operations.
3. Flexibility: Full adder can be used in various
digital systems, including computers, calculators,
and digital signal processing systems.
4. Scalability: Full adder can be cascaded to perform
arithmetic operations on multi-bit numbers.
© Copyrights 2018 HITAM. All rights reserved. 9
Applications:
Full adders have numerous applications in digital systems,
including:-
Digital arithmetic circuits
Computer processors
Calculators
Digital signal processing systems
© Copyrights 2018 HITAM. All rights reserved.
THANK YOU
© Copyrights 2018 HITAM. All rights reserved. 1
1
